Skip to content
View BITxiao66's full-sized avatar
🛰️
听雨客舟中
🛰️
听雨客舟中

Block or report BITxiao66

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Scala
Clear filter

Open-source high-performance RISC-V processor

Scala 5,399 691 Updated Jan 4, 2025

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 1,777 427 Updated Oct 1, 2024

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 1,708 666 Updated Jan 3, 2025

RISC-V SoC designed by students in UCAS

Scala 1,415 242 Updated Dec 29, 2024

vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器

Scala 51 12 Updated Apr 6, 2020