Skip to content
View Blxoe's full-sized avatar

Block or report Blxoe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

The ultimate Vim configuration (vimrc)

Vim Script 30,970 7,317 Updated Oct 6, 2024

Projects for an undergraduate OS course

C 4,510 1,263 Updated Jul 19, 2024

计算机自学指南

HTML 59,991 7,053 Updated Jan 24, 2025

PDF scientific paper translation with preserved formats - 基于 AI 完整保留排版的 PDF 文档全文双语翻译,支持 Google/DeepL/Ollama/OpenAI 等服务,提供 CLI/GUI/Docker/Zotero

Python 16,108 1,259 Updated Jan 28, 2025

Bilibili视频转文字,一步到位,输入链接即可使用

Python 710 70 Updated Dec 13, 2024

SonicBOOM: The Berkeley Out-of-Order Machine

Scala 1,790 430 Updated Oct 1, 2024

References: http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf

Verilog 1 Updated Aug 16, 2024

lists of most popular repositories for most favoured programming languages (according to StackOverflow)

Python 1,971 187 Updated Jul 29, 2024

A DDR3 memory controller in Verilog for various FPGAs

Verilog 395 91 Updated Oct 10, 2021

List of awesome open source hardware tools, generators, and reusable designs

Python 1 Updated Jun 28, 2023

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 581 146 Updated May 26, 2023

The OpenPiton Platform

Assembly 663 218 Updated Oct 11, 2024

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

Verilog 719 248 Updated Dec 1, 2024

Verilog AXI stream components for FPGA implementation

Python 769 235 Updated Aug 7, 2024

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 927 175 Updated Oct 22, 2023

🌱 Open source ecosystem for open FPGA boards

Verilog 816 141 Updated Jan 23, 2025

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 893 284 Updated Nov 15, 2024

32-bit Superscalar RISC-V CPU

Verilog 926 154 Updated Sep 18, 2021

MNT VA2000, an Open Source Amiga 2/3/4000 Graphics Card (Zorro II/III), written in Verilog

Verilog 997 77 Updated Dec 15, 2022

Verilog PCI express components

Verilog 1,194 312 Updated Apr 26, 2024

XLS: Accelerated HW Synthesis

C++ 1,228 182 Updated Jan 29, 2025

RISC-V CPU Core (RV32IM)

Verilog 1,337 244 Updated Sep 18, 2021

Verilog AXI components for FPGA implementation

Verilog 1,594 467 Updated Dec 7, 2023

GPGPU microprocessor architecture

C 2,036 356 Updated Nov 8, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,191 293 Updated Jan 20, 2025

Verilog Ethernet components for FPGA implementation

Verilog 2,405 718 Updated Jul 18, 2024

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 2,636 426 Updated Jan 24, 2025

The Ultra-Low Power RISC-V Core

Verilog 1,378 352 Updated Oct 9, 2024

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,654 1,022 Updated Mar 24, 2021

Icarus Verilog

C++ 2,928 537 Updated Jan 20, 2025
Next