🐢
@_@
Stars
8
stars
written in Verilog
Clear filter
Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …
Some exemples with anlogic lichee tang FPGA and with Tang Dynasty IDE
This is a repository based on my own tinkering with an FPGA board.