Skip to content
View DiJuMx's full-sized avatar

Block or report DiJuMx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

5 stars written in Verilog
Clear filter

SERV - The SErial RISC-V CPU

Verilog 1,462 193 Updated Dec 18, 2024

3-stage RV32IMACZb* processor with debug

Verilog 746 50 Updated Dec 25, 2024

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 467 57 Updated Dec 10, 2022

A template for getting started with FPGA core development

Verilog 112 16 Updated May 4, 2023

PanoLogic Zero Client G1 reverse engineering info

Verilog 72 11 Updated Apr 2, 2024