Stars
3
stars
written in Verilog
Clear filter
HDLBits website practices & solutions
Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size of the systolic array can be changed, now it is 16X16.