Skip to content
View Jackey-Z's full-sized avatar
0 followers · 3 following

Block or report Jackey-Z

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in VHDL
Clear filter

ugoleone / zedboard_image_processing_pipeline

FPGA based image processing pipeline using zedboard, able to accelerate openCV functions

VHDL 12 1 Updated Apr 29, 2020

lh9171338 / HLS

HLS demos of image processing

VHDL 9 1 Updated Apr 5, 2020