Skip to content
View JakeStevens's full-sized avatar

Organizations

@PurdueSoCet

Block or report JakeStevens

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
3 results for source starred repositories written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,223 769 Updated Jun 27, 2024

RTL, Cmodel, and testbench for NVDLA

Verilog 1,791 575 Updated Mar 2, 2022

A 32-bit Microcontroller featuring a RISC-V core

Verilog 148 38 Updated Feb 28, 2018