Skip to content
View LSKhappychild's full-sized avatar
🌍
🌍
3 followers · 11 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Highlights

Block or report LSKhappychild

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Stars

5 stars written in SystemVerilog
Clear filter

projf / projf-explore

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 615 53 Updated Jan 22, 2025

bespoke-silicon-group / basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 542 100 Updated Jan 30, 2025

bespoke-silicon-group / bsg_manycore

Tile based architecture designed for computing efficiency, scalability and generality

SystemVerilog 241 63 Updated Jan 30, 2025

oprecomp / DDR4_controller

SystemVerilog 50 13 Updated Feb 4, 2021

charleslo / gemm_array

Basic Implementations of a 1-D GEMM Systolic Array

SystemVerilog 2 2 Updated Feb 8, 2020