Skip to content
View LSKhappychild's full-sized avatar
🌍
🌍
3 followers · 11 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Sharkx2

Highlights

Block or report LSKhappychild

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Stars

9 stars written in Verilog
Clear filter

alexforencich / verilog-pcie

Verilog PCI express components

Verilog 1,172 307 Updated Apr 26, 2024

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

Verilog 903 151 Updated Sep 18, 2021

dawsonjon / fpu

synthesiseable ieee 754 floating point library in verilog

Verilog 544 147 Updated Mar 13, 2023

stffrdhrn / sdram-controller

Verilog SDRAM memory controller

Verilog 312 95 Updated May 13, 2017

IObundle / iob-cache

Verilog Configurable Cache

Verilog 169 34 Updated Dec 2, 2024

dawsonjon / verilog-math

Mathematical Functions in Verilog

Verilog 87 27 Updated Mar 7, 2021

buttercutter / DDR

A simple DDR3 memory controller

Verilog 53 10 Updated Jan 9, 2023

ahirsharan / 32-Bit-Floating-Point-Adder

Verilog Implementation of 32-bit Floating Point Adder

Verilog 36 10 Updated May 4, 2020

parnabghosh1004 / Floating-Point-ALU

Verilog Gate level Implementation of floating point arithmetic as per IEEE 754

Verilog 11 3 Updated May 18, 2021