Skip to content
View MansourM61's full-sized avatar
  • Sivers Photonics
  • Glasgow

Block or report MansourM61

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

5 stars written in Verilog
Clear filter

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 774 195 Updated Apr 15, 2020

在vscode上的数字设计开发插件

Verilog 333 20 Updated Jan 27, 2023

TinyTapeout-01 submission repo

Verilog 30 7 Updated Nov 28, 2022

This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog

Verilog 10 Updated Mar 22, 2024

All about System Verilog and VHDL

Verilog 1 Updated Apr 20, 2015