-
Notifications
You must be signed in to change notification settings - Fork 2
/
OpCodes.DD
1297 lines (1265 loc) · 26.2 KB
/
OpCodes.DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/* See $LK,"AsmHashLoad",A="MN:AsmHashLoad"$().
'!'= IEF_DONT_SWITCH_MODES
'&'= IEF_DFT
'%'= IEF_NOT_IN_64_BIT Not Allowed in 64-bit.
'='= IEF_48_REX Rex 0x48 only if in 64-bit mode.
'`'= IEF_REX_ONLY_R8_R15
'^'= IEF_REX_XOR_LIKE
'*'= IEF_STI_LIKE Floating STI-like for UAsm.
'$$'= IEF_ENDING_ZERO Ending zero for ENTER.
$FG,4$Note:$FG$ TempleOS uses nonstandard opcodes.
Asm is kind-of a bonus and I made changes
to make the assembler simpler. For opcodes
which can have different numbers of
args, I separated them out -- Like IMUL and IMUL2.
The assembler will not report certain invalid
forms. Get an Intel datasheet and learn
which forms are valid.
{Lock|Rep}{Seg|2E=NotBr|3E=Br}{OP}{ADD}{REX}
':' is start of alias list. Marked with OCF_ALIAS.
*/
R8 AL 0;
R8 CL 1;
R8 DL 2;
R8 BL 3;
R8 AH 4;
R8 CH 5;
R8 DH 6;
R8 BH 7;
R8 R8u8 8;
R8 R9u8 9;
R8 R10u8 10;
R8 R11u8 11;
R8 R12u8 12;
R8 R13u8 13;
R8 R14u8 14;
R8 R15u8 15;
R8 RSPu8 20;
R8 RBPu8 21;
R8 RSIu8 22;
R8 RDIu8 23;
R16 AX 0;
R16 CX 1;
R16 DX 2;
R16 BX 3;
R16 SP 4;
R16 BP 5;
R16 SI 6;
R16 DI 7;
R16 R8u16 8;
R16 R9u16 9;
R16 R10u16 10;
R16 R11u16 11;
R16 R12u16 12;
R16 R13u16 13;
R16 R14u16 14;
R16 R15u16 15;
R32 EAX 0;
R32 ECX 1;
R32 EDX 2;
R32 EBX 3;
R32 ESP 4;
R32 EBP 5;
R32 ESI 6;
R32 EDI 7;
R32 R8u32 8;
R32 R9u32 9;
R32 R10u32 10;
R32 R11u32 11;
R32 R12u32 12;
R32 R13u32 13;
R32 R14u32 14;
R32 R15u32 15;
R64 RAX 0;
R64 RCX 1;
R64 RDX 2;
R64 RBX 3;
R64 RSP 4;
R64 RBP 5;
R64 RSI 6;
R64 RDI 7;
R64 R8 8;
R64 R9 9;
R64 R10 10;
R64 R11 11;
R64 R12 12;
R64 R13 13;
R64 R14 14;
R64 R15 15;
R64 R8u64 8;
R64 R9u64 9;
R64 R10u64 10;
R64 R11u64 11;
R64 R12u64 12;
R64 R13u64 13;
R64 R14u64 14;
R64 R15u64 15;
SEG ES 0;
SEG CS 1;
SEG SS 2;
SEG DS 3;
SEG FS 4;
SEG GS 5;
FSTK ST0 0;
FSTK ST1 1;
FSTK ST2 2;
FSTK ST3 3;
FSTK ST4 4;
FSTK ST5 5;
FSTK ST6 6;
FSTK ST7 7;
MM MM0 0;
MM MM1 1;
MM MM2 2;
MM MM3 3;
MM MM4 4;
MM MM5 5;
MM MM6 6;
MM MM7 7;
XMM XMM0 0;
XMM XMM1 1;
XMM XMM2 2;
XMM XMM3 3;
XMM XMM4 4;
XMM XMM5 5;
XMM XMM6 6;
XMM XMM7 7;
KEYWORD include 0;
KEYWORD define 1;
KEYWORD union 2;
KEYWORD catch 3;
KEYWORD class 4;
KEYWORD try 5;
KEYWORD if 6;
KEYWORD else 7;
KEYWORD for 8;
KEYWORD while 9;
KEYWORD extern 10;
KEYWORD _extern 11;
KEYWORD return 12;
KEYWORD sizeof 13;
KEYWORD _intern 14;
KEYWORD do 15;
KEYWORD asm 16;
KEYWORD goto 17;
KEYWORD exe 18;
KEYWORD break 19;
KEYWORD switch 20;
KEYWORD start 21;
KEYWORD end 22;
KEYWORD case 23;
KEYWORD default 24;
KEYWORD public 25;
KEYWORD offset 26;
KEYWORD import 27;
KEYWORD _import 28;
KEYWORD ifdef 29;
KEYWORD ifndef 30;
KEYWORD ifaot 31;
KEYWORD ifjit 32;
KEYWORD endif 33;
KEYWORD assert 34;
KEYWORD reg 35;
KEYWORD noreg 36;
KEYWORD lastclass 37;
KEYWORD no_warn 38;
KEYWORD help_index 39;
KEYWORD help_file 40;
KEYWORD static 41;
KEYWORD lock 42;
KEYWORD defined 43;
KEYWORD interrupt 44;
KEYWORD haserrcode 45;
KEYWORD argpop 46;
KEYWORD noargpop 47;
ASM_KEYWORD ALIGN 64;
ASM_KEYWORD ORG 65;
ASM_KEYWORD I0 66;
ASM_KEYWORD I8 67;
ASM_KEYWORD I16 68;
ASM_KEYWORD I32 69;
ASM_KEYWORD I64 70;
ASM_KEYWORD U0 71;
ASM_KEYWORD U8 72;
ASM_KEYWORD U16 73;
ASM_KEYWORD U32 74;
ASM_KEYWORD U64 75;
ASM_KEYWORD F64 76;
ASM_KEYWORD DU8 77;
ASM_KEYWORD DU16 78;
ASM_KEYWORD DU32 79;
ASM_KEYWORD DU64 80;
ASM_KEYWORD DUP 81;
ASM_KEYWORD USE16 82;
ASM_KEYWORD USE32 83;
ASM_KEYWORD USE64 84;
ASM_KEYWORD IMPORT 85;
ASM_KEYWORD LIST 86;
ASM_KEYWORD NOLIST 87;
ASM_KEYWORD BINFILE 88;
OPCODE PUSH
0x0E, CS
0x16, SS
0x1E, DS
0x06, ES
0x0F 0xA0, FS
0x0F 0xA8, GS
0x6A, &IB IMM8
0x68, 16 !IW IMM16
0x68, 32 !ID IMM32
0x50,+R 16 % R16
0x50,+R 32 R32
0x50,+R 32 `R64
0xFF,/6 16 % RM16
0xFF,/6 32 RM32
0xFF,/6 32 RM64;
OPCODE PUSHAW 0x60, 16;
OPCODE PUSHAD 0x60, 32;
OPCODE PUSHFW 0x9C, 16;
OPCODE PUSHFD 0x9C, 32;
OPCODE POP
0x1F, DS
0x07, ES
0x17, SS
0x0F 0xA1, FS
0x0F 0xA9, GS
0x58,+R 16 R16
0x58,+R 32 R32
0x58,+R 32 `R64
0x8F,/0 16 RM16
0x8F,/0 32 RM32
0x8F,/0 32 RM64;
OPCODE POPAW 0x61, 16;
OPCODE POPAD 0x61, 32;
OPCODE POPFW 0x9D, 16;
OPCODE POPFD 0x9D, 32;
OPCODE MOV
// 0xA0, AL MOFFS8
0xA1, 16 AX MOFFS16
0xA1, 32 EAX MOFFS32
// 0xA2, MOFFS8 AL
0xA3, 16 MOFFS16 AX
0xA3, 32 MOFFS32 EAX
0x8A,/R R8 RM8
0x8B,/R 16 R16 RM16
0x8B,/R 32 R32 RM32
0x8B,/R 32 R64 RM64
0x88,/R RM8 R8
0x89,/R 16 RM16 R16
0x89,/R 32 RM32 R32
0x89,/R 32 RM64 R64
0x8C,/R 32 RM16 SREG
0x8E,/R 32 SREG RM16
0xB0,+R &R8 UIMM8
0xB0,+R R8 IMM8
0xB8,+R 16 &R16 UIMM16
0xB8,+R 16 R16 IMM16
0xB8,+R 32 &R32 UIMM32
0xB8,+R 32 R32 IMM32
0xB8,+R 32 `R64 UIMM32
0xB8,+R 32 &R64 UIMM64
0xB8,+R 32 R64 IMM64
0xC6, &RM8 UIMM8
0xC6, RM8 IMM8
0xC7, 16 &RM16 UIMM16
0xC7, 16 RM16 IMM16
0xC7, 32 &RM32 UIMM32
0xC7, 32 RM32 IMM32
0xC7, 32 `RM64 UIMM32
0xC7, 32 RM64 IMM32;
OPCODE ADC
0x14, IB &AL UIMM8
0x14, IB AL IMM8
0x15, 16 IW &AX UIMM16
0x15, 16 IW AX IMM16
0x15, 32 ID &EAX UIMM32
0x15, 32 ID EAX IMM32
0x80,/2 IB RM8 IMM8
0x83,/2 16 IB RM16 IMM8
0x83,/2 32 IB RM32 IMM8
0x83,/2 32 IB RM64 IMM8
0x81,/2 16 IW RM16 IMM16
0x81,/2 32 ID RM32 IMM32
0x81,/2 32 ID RM64 IMM32
0x12,/R R8 RM8
0x13,/R 16 R16 RM16
0x13,/R 32 R32 RM32
0x13,/R 32 R64 RM64
0x10,/R RM8 R8
0x11,/R 16 RM16 R16
0x11,/R 32 RM32 R32
0x11,/R 32 RM64 R64;
OPCODE ADD
0x04, IB &AL UIMM8
0x04, IB AL IMM8
0x05, 16 IW &AX UIMM16
0x05, 16 IW AX IMM16
0x05, 32 ID &EAX UIMM32
0x05, 32 ID EAX IMM32
0x80,/0 IB &RM8 UIMM8
0x80,/0 IB RM8 IMM8
0x83,/0 16 IB RM16 IMM8
0x83,/0 32 IB RM32 IMM8
0x83,/0 32 IB RM64 IMM8
0x81,/0 16 IW RM16 IMM16
0x81,/0 32 ID RM32 IMM32
0x81,/0 32 ID RM64 IMM32
0x02,/R R8 RM8
0x03,/R 16 R16 RM16
0x03,/R 32 R32 RM32
0x03,/R 32 R64 RM64
0x00,/R RM8 R8
0x01,/R 16 RM16 R16
0x01,/R 32 RM32 R32
0x01,/R 32 RM64 R64;
OPCODE AND
0x24, IB &AL UIMM8
0x24, IB AL IMM8
0x25, 16 IW &AX UIMM16
0x25, 16 IW AX IMM16
0x25, 32 ID &EAX UIMM32
0x25, 32 ID EAX IMM32
0x80,/4 IB &RM8 UIMM8
0x80,/4 IB RM8 IMM8
0x83,/4 16 IB RM16 IMM8
0x83,/4 32 IB RM32 IMM8
0x83,/4 32 IB RM64 IMM8
0x81,/4 16 IW RM16 IMM16
0x81,/4 32 ID RM32 IMM32
0x81,/4 32 ID RM64 IMM32
0x22,/R R8 RM8
0x23,/R 16 R16 RM16
0x23,/R 32 R32 RM32
0x23,/R 32 R64 RM64
0x20,/R RM8 R8
0x21,/R 16 RM16 R16
0x21,/R 32 RM32 R32
0x21,/R 32 RM64 R64;
OPCODE CMP
0x3C, IB &AL UIMM8
0x3C, IB AL IMM8
0x3D, 16 IW &AX UIMM16
0x3D, 16 IW AX IMM16
0x3D, 32 ID &EAX UIMM32
0x3D, 32 ID EAX IMM32
0x80,/7 IB &RM8 UIMM8
0x80,/7 IB RM8 IMM8
0x83,/7 16 IB RM16 IMM8
0x83,/7 32 IB RM32 IMM8
0x83,/7 32 IB RM64 IMM8
0x81,/7 16 IW RM16 IMM16
0x81,/7 32 ID RM32 IMM32
0x81,/7 32 ID RM64 IMM32
0x3A,/R R8 RM8
0x3B,/R 16 R16 RM16 //ERROR?
0x3B,/R 32 R32 RM32
0x3B,/R 32 R64 RM64
0x38,/R RM8 R8
0x39,/R 16 RM16 R16
0x39,/R 32 RM32 R32
0x39,/R 32 RM64 R64;
OPCODE OR
0x0C, IB &AL UIMM8
0x0C, IB AL IMM8
0x0D, 16 IW &AX UIMM16
0x0D, 16 IW AX IMM16
0x0D, 32 ID &EAX UIMM32
0x0D, 32 ID EAX IMM32
0x80,/1 IB &RM8 UIMM8
0x80,/1 IB RM8 IMM8
0x83,/1 16 IB RM16 IMM8
0x83,/1 32 IB RM32 IMM8
0x83,/1 32 IB RM64 IMM8
0x81,/1 16 IW RM16 IMM16
0x81,/1 32 ID RM32 IMM32
0x81,/1 32 ID RM64 IMM32
0x0A,/R R8 RM8
0x0B,/R 16 R16 RM16
0x0B,/R 32 R32 RM32
0x0B,/R 32 R64 RM64
0x08,/R RM8 R8
0x09,/R 16 RM16 R16
0x09,/R 32 RM32 R32
0x09,/R 32 RM64 R64;
OPCODE SBB
0x1C, IB &AL UIMM8
0x1C, IB AL IMM8
0x1D, 16 IW &AX UIMM16
0x1D, 16 IW AX IMM16
0x1D, 32 ID &EAX UIMM32
0x1D, 32 ID EAX IMM32
0x80,/3 IB &RM8 UIMM8
0x80,/3 IB RM8 IMM8
0x83,/3 16 IB RM16 IMM8
0x83,/3 32 IB RM32 IMM8
0x83,/3 32 IB RM64 IMM8
0x81,/3 16 IW RM16 IMM16
0x81,/3 32 ID RM32 IMM32
0x81,/3 32 ID RM64 IMM32
0x1A,/R R8 RM8
0x1B,/R 16 R16 RM16
0x1B,/R 32 R32 RM32
0x1B,/R 32 R64 RM64
0x18,/R RM8 R8
0x19,/R 16 RM16 R16
0x19,/R 32 RM32 R32
0x19,/R 32 RM64 R64;
OPCODE SUB
0x2C, IB &AL UIMM8
0x2C, IB AL IMM8
0x2D, 16 IW &AX UIMM16
0x2D, 16 IW AX IMM16
0x2D, 32 ID &EAX UIMM32
0x2D, 32 ID EAX IMM32
0x80,/5 IB &RM8 UIMM8
0x80,/5 IB RM8 IMM8
0x83,/5 16 IB RM16 IMM8
0x83,/5 32 IB RM32 IMM8
0x83,/5 32 IB RM64 IMM8
0x81,/5 16 IW RM16 IMM16
0x81,/5 32 ID RM32 IMM32
0x81,/5 32 ID RM64 IMM32
0x2A,/R R8 RM8
0x2B,/R 16 R16 RM16
0x2B,/R 32 R32 RM32
0x2B,/R 32 R64 RM64
0x28,/R RM8 R8
0x29,/R 16 RM16 R16
0x29,/R 32 RM32 R32
0x29,/R 32 RM64 R64;
OPCODE TEST
0xA8, IB &AL UIMM8
0xA8, IB AL IMM8
0xA9, 16 IW &AX UIMM16
0xA9, 16 IW AX IMM16
0xA9, 32 ID &EAX UIMM32
0xA9, 32 ID EAX IMM32
0xF6,/0 IB &RM8 UIMM8
0xF6,/0 IB RM8 IMM8
0xF7,/0 16 IW RM16 IMM16
0xF7,/0 32 ID RM32 IMM32
0xF7,/0 32 ID RM64 IMM32
0x84,/R RM8 R8
0x85,/R 16 RM16 R16
0x85,/R 32 RM32 R32
0x85,/R 32 RM64 R64;
OPCODE NOP 0x90;
OPCODE NOP2 0x66 0x90;
OPCODE XCHG
0x90,+R 16 R16 AX
0x90,+R 16 AX R16
0x90,+R 32 R32 EAX
0x90,+R 32 EAX R32
0x90,+R 32 R64 RAX
0x90,+R 32 RAX R64
0x86,/R R8 RM8
0x87,/R 16 R16 RM16
0x87,/R 32 R32 RM32
0x87,/R 32 R64 RM64
0x86,/R RM8 R8
0x87,/R 16 RM16 R16
0x87,/R 32 RM32 R32
0x87,/R 32 RM64 R64;
OPCODE XOR
0x34, IB &AL UIMM8
0x34, IB AL IMM8
0x35, 16 IW &AX UIMM16
0x35, 16 IW AX IMM16
0x35, 32 ID &EAX UIMM32
0x35, 32 ID EAX IMM32
0x80,/6 IB &RM8 UIMM8
0x80,/6 IB RM8 IMM8
0x83,/6 16 IB RM16 IMM8
0x83,/6 32 IB RM32 IMM8
0x83,/6 32 IB RM64 IMM8
0x81,/6 16 IW RM16 IMM16
0x81,/6 32 ID RM32 IMM32
0x81,/6 32 ID RM64 IMM32
0x32,/R R8 RM8
0x33,/R 16 R16 RM16
0x33,/R 32 R32 RM32
0x33,/R 32 ^ R64 RM64
0x30,/R RM8 R8
0x31,/R 16 RM16 R16
0x31,/R 32 RM32 R32
0x31,/R 32 ^ RM64 R64;
OPCODE CMOVO
0x0F 0x40,/R 16 R16 RM16
0x0F 0x40,/R 32 R32 RM32
0x0F 0x40,/R 32 R64 RM64;
OPCODE CMOVNO
0x0F 0x41,/R 16 R16 RM16
0x0F 0x41,/R 32 R32 RM32
0x0F 0x41,/R 32 R64 RM64;
OPCODE CMOVB
0x0F 0x42,/R 16 R16 RM16
0x0F 0x42,/R 32 R32 RM32
0x0F 0x42,/R 32 R64 RM64 :CMOVC CMOVNAE;
OPCODE CMOVAE
0x0F 0x43,/R 16 R16 RM16
0x0F 0x43,/R 32 R32 RM32
0x0F 0x43,/R 32 R64 RM64 :CMOVNB CMOVNC;
OPCODE CMOVE
0x0F 0x44,/R 16 R16 RM16
0x0F 0x44,/R 32 R32 RM32
0x0F 0x44,/R 32 R64 RM64 :CMOVZ;
OPCODE CMOVNE
0x0F 0x45,/R 16 R16 RM16
0x0F 0x45,/R 32 R32 RM32
0x0F 0x45,/R 32 R64 RM64 :CMOVNZ;
OPCODE CMOVBE
0x0F 0x46,/R 16 R16 RM16
0x0F 0x46,/R 32 R32 RM32
0x0F 0x46,/R 32 R64 RM64 :CMOVNA;
OPCODE CMOVA
0x0F 0x47,/R 16 R16 RM16
0x0F 0x47,/R 32 R32 RM32
0x0F 0x47,/R 32 R64 RM64 :CMOVNBE;
OPCODE CMOVS
0x0F 0x48,/R 16 R16 RM16
0x0F 0x48,/R 32 R32 RM32
0x0F 0x48,/R 32 R64 RM64;
OPCODE CMOVNS
0x0F 0x49,/R 16 R16 RM16
0x0F 0x49,/R 32 R32 RM32
0x0F 0x49,/R 32 R64 RM64;
OPCODE CMOVP
0x0F 0x4A,/R 16 R16 RM16
0x0F 0x4A,/R 32 R32 RM32
0x0F 0x4A,/R 32 R64 RM64 :CMOVPE;
OPCODE CMOVNP
0x0F 0x4B,/R 16 R16 RM16
0x0F 0x4B,/R 32 R32 RM32
0x0F 0x4B,/R 32 R64 RM64 :CMOVPO;
OPCODE CMOVL
0x0F 0x4C,/R 16 R16 RM16
0x0F 0x4C,/R 32 R32 RM32
0x0F 0x4C,/R 32 R64 RM64 :CMOVNGE;
OPCODE CMOVGE
0x0F 0x4D,/R 16 R16 RM16
0x0F 0x4D,/R 32 R32 RM32
0x0F 0x4D,/R 32 R64 RM64 :CMOVNL;
OPCODE CMOVLE
0x0F 0x4E,/R 16 R16 RM16
0x0F 0x4E,/R 32 R32 RM32
0x0F 0x4E,/R 32 R64 RM64 :CMOVNG;
OPCODE CMOVG
0x0F 0x4F,/R 16 R16 RM16
0x0F 0x4F,/R 32 R32 RM32
0x0F 0x4F,/R 32 R64 RM64 :CMOVNLE;
OPCODE CALL
0xE8, 16 !&CW REL16
0xFF,/2 16 ! RM16
0xE8, 32 !&CD REL32
0xFF,/2 32 ! RM32
0xFF,/2 32 !`RM64
// 0x9A, CD PTR1616
// 0xFF,/3 16 M1616
// 0x9A, 16 CP PTR1632
// 0x9A, 32 CP PTR3232
// 0xFF,/3 32 M1632
;
OPCODE JMP
0xEB, &CB REL8
0xE9, 16 !CW REL16
0xE9, 32 !CD REL32
0xFF,/4 16 ! RM16
0xFF,/4 32 ! RM32
0xFF,/4 32 ! RM64;
OPCODE JO
0x70, &CB REL8
0x0F 0x80, 16 !CW REL16
0x0F 0x80, 32 !CD REL32;
OPCODE JNO
0x71, &CB REL8
0x0F 0x81, 16 !CW REL16
0x0F 0x81, 32 !CD REL32;
OPCODE JB
0x72, &CB REL8
0x0F 0x82, 16 !CW REL16
0x0F 0x82, 32 !CD REL32 :JC JNAE;
OPCODE JAE
0x73, &CB REL8
0x0F 0x83, 16 !CW REL16
0x0F 0x83, 32 !CD REL32 :JNB JNC;
OPCODE JE
0x74, &CB REL8
0x0F 0x84, 16 !CW REL16
0x0F 0x84, 32 !CD REL32 :JZ;
OPCODE JNE
0x75, &CB REL8
0x0F 0x85, 16 !CW REL16
0x0F 0x85, 32 !CD REL32 :JNZ;
OPCODE JBE
0x76, &CB REL8
0x0F 0x86, 16 !CW REL16
0x0F 0x86, 32 !CD REL32 :JNA;
OPCODE JA
0x77, &CB REL8
0x0F 0x87, 16 !CW REL16
0x0F 0x87, 32 !CD REL32 :JNBE;
OPCODE JS
0x78, &CB REL8
0x0F 0x88, 16 !CW REL16
0x0F 0x88, 32 !CD REL32;
OPCODE JNS
0x79, &CB REL8
0x0F 0x89, 16 !CW REL16
0x0F 0x89, 32 !CD REL32;
OPCODE JP
0x7A, &CB REL8
0x0F 0x8A, 16 !CW REL16
0x0F 0x8A, 32 !CD REL32 :JPE;
OPCODE JNP
0x7B, &CB REL8
0x0F 0x8B, 16 !CW REL16
0x0F 0x8B, 32 !CD REL32 :JPO;
OPCODE JL
0x7C, &CB REL8
0x0F 0x8C, 16 !CW REL16
0x0F 0x8C, 32 !CD REL32 :JNGE;
OPCODE JGE
0x7D, &CB REL8
0x0F 0x8D, 16 !CW REL16
0x0F 0x8D, 32 !CD REL32 :JNL;
OPCODE JLE
0x7E, &CB REL8
0x0F 0x8E, 16 !CW REL16
0x0F 0x8E, 32 !CD REL32 :JNG;
OPCODE JG
0x7F, &CB REL8
0x0F 0x8F, 16 !CW REL16
0x0F 0x8F, 32 !CD REL32 :JNLE;
OPCODE JCXZ
0xE3, CB REL8 :JECXZ JRCXZ;
OPCODE INC
0x40,+R 16 % R16
0x40,+R 32 % R32
0xFE,/0 RM8
0xFF,/0 16 RM16
0xFF,/0 32 RM32
0xFF,/0 32 RM64;
OPCODE DEC
0x48,+R 16 % R16
0x48,+R 32 % R32
0xFE,/1 RM8
0xFF,/1 16 RM16
0xFF,/1 32 RM32
0xFF,/1 32 RM64;
OPCODE NOT
0xF6,/2 RM8
0xF7,/2 16 RM16
0xF7,/2 32 RM32
0xF7,/2 32 RM64;
OPCODE NEG
0xF6,/3 RM8
0xF7,/3 16 RM16
0xF7,/3 32 RM32
0xF7,/3 32 RM64;
OPCODE MUL
0xF6,/4 RM8
0xF7,/4 16 RM16
0xF7,/4 32 RM32
0xF7,/4 32 RM64;
OPCODE IMUL
0xF6,/5 RM8
0xF7,/5 16 RM16
0xF7,/5 32 RM32
0xF7,/5 32 RM64;
OPCODE IMUL2
0x0F 0xAF,/R 16 R16 RM16
0x0F 0xAF,/R 32 R32 RM32
0x0F 0xAF,/R 32 R64 RM64
0x6B,/R 16 IB RM16 IMM8
0x6B,/R 32 IB RM32 IMM8
0x6B,/R 32 IB RM64 IMM8
0x69,/R 16 IW &RM16 UIMM16
0x69,/R 16 IW RM16 IMM16
0x69,/R 32 ID &RM32 UIMM32
0x69,/R 32 ID RM32 IMM32
0x69,/R 32 ID &RM64 UIMM32
0x69,/R 32 ID RM64 IMM32;
OPCODE DIV
0xF6,/6 RM8
0xF7,/6 16 RM16
0xF7,/6 32 RM32
0xF7,/6 32 RM64;
OPCODE IDIV
0xF6,/7 RM8
0xF7,/7 16 RM16
0xF7,/7 32 RM32
0xF7,/7 32 RM64;
OPCODE AAA 0x37;
OPCODE AAD 0xD5 0x0A;
OPCODE AAM 0xD4 0x0A;
OPCODE AAS 0x3F;
OPCODE ARPL 0x63,/R RM16 R16;
OPCODE BOUND
0x62,/R 16 RM16 R16
0x62,/R 32 RM32 R32
0x62,/R 32 RM64 R64;
OPCODE BSF
0x0F 0xBC,/R 16 R16 RM16
0x0F 0xBC,/R 32 R32 RM32
0x0F 0xBC,/R 32 R64 RM64;
OPCODE BSR
0x0F 0xBD,/R 16 R16 RM16
0x0F 0xBD,/R 32 R32 RM32
0x0F 0xBD,/R 32 R64 RM64;
OPCODE BSWAP
0x0F 0xC8,/R 32 R32
0x0F 0xC8,/R 32 R64;
OPCODE BT
0x0F 0xA3,/R 16 RM16 R16
0x0F 0xA3,/R 32 RM32 R32
0x0F 0xA3,/R 32 RM64 R64
0x0F 0xBA,/4 16 IB &RM16 UIMM8
0x0F 0xBA,/4 16 IB RM16 IMM8
0x0F 0xBA,/4 32 IB &RM32 UIMM8
0x0F 0xBA,/4 32 IB RM32 IMM8
0x0F 0xBA,/4 32 IB &RM64 UIMM8
0x0F 0xBA,/4 32 IB RM64 IMM8;
OPCODE BTC
0x0F 0xBB,/R 16 RM16 R16
0x0F 0xBB,/R 32 RM32 R32
0x0F 0xBB,/R 32 RM64 R64
0x0F 0xBA,/7 16 IB &RM16 UIMM8
0x0F 0xBA,/7 16 IB RM16 IMM8
0x0F 0xBA,/7 32 IB &RM32 UIMM8
0x0F 0xBA,/7 32 IB RM32 IMM8
0x0F 0xBA,/7 32 IB &RM64 UIMM8
0x0F 0xBA,/7 32 IB RM64 IMM8;
OPCODE BTR
0x0F 0xB3,/R 16 RM16 R16
0x0F 0xB3,/R 32 RM32 R32
0x0F 0xB3,/R 32 RM64 R64
0x0F 0xBA,/6 16 IB &RM16 UIMM8
0x0F 0xBA,/6 16 IB RM16 IMM8
0x0F 0xBA,/6 32 IB &RM32 UIMM8
0x0F 0xBA,/6 32 IB RM32 IMM8
0x0F 0xBA,/6 32 IB &RM64 UIMM8
0x0F 0xBA,/6 32 IB RM64 IMM8;
OPCODE BTS
0x0F 0xAB,/R 16 RM16 R16
0x0F 0xAB,/R 32 RM32 R32
0x0F 0xAB,/R 32 RM64 R64
0x0F 0xBA,/5 16 IB &RM16 UIMM8
0x0F 0xBA,/5 16 IB RM16 IMM8
0x0F 0xBA,/5 32 IB &RM32 UIMM8
0x0F 0xBA,/5 32 IB RM32 IMM8
0x0F 0xBA,/5 32 IB &RM64 UIMM8
0x0F 0xBA,/5 32 IB RM64 IMM8;
OPCODE CBW 0x98, 16;
OPCODE CWDE 0x98, 32;
OPCODE CDQE 0x98, 32=;
OPCODE CWD 0x99, 16;
OPCODE CDQ 0x99, 32;
OPCODE CQO 0x99, 32=;
OPCODE CLC 0xF8;
OPCODE CLD 0xFC;
OPCODE CLI 0xFA;
OPCODE CLTS 0x0F 0x06;
OPCODE CMC 0xF5;
OPCODE CMPSB 0xA6;
OPCODE CMPSW 0xA7, 16;
OPCODE CMPSD 0xA7, 32;
OPCODE CMPSQ 0xA7, 32=;
OPCODE CMPXCHG
0x0F 0xB0,/R RM8 R8
0x0F 0xB1,/R 16 RM16 R16
0x0F 0xB1,/R 32 RM32 R32
0x0F 0xB1,/R 32 RM64 R64;
OPCODE CHPXCHG8B 0x0F 0xC7, RM64;
OPCODE DAA 0x27;
OPCODE DAS 0x2F;
OPCODE ENTER
0xC8, $$IW IMM16;
OPCODE HLT 0xF4;
OPCODE IN
0xE4, IB &AL UIMM8
0xE4, IB AL IMM8
0xE5, 16 IB &AX UIMM8
0xE5, 16 IB AX IMM8
0xE5, 32 IB &EAX UIMM8
0xE5, 32 IB EAX IMM8
0xEC, AL DX
0xED, 16 AX DX
0xED, 32 EAX DX;
OPCODE INS
0x6C, RM8 DX
0x6D, 16 RM16 DX
0x6D, 32 RM32 DX;
OPCODE INSB 0x6C;
OPCODE INSW 0x6D, 16;
OPCODE INSD 0x6D, 32;
OPCODE INTO 0xCE;
OPCODE INT3 0xCC, :BPT;
OPCODE INT
0xCD, IB &UIMM8
0xCD, IB IMM8;
OPCODE INVD 0x0F 0x08;
OPCODE IRET 0xCF, 32=;
OPCODE LAHF 0x9F;
OPCODE LAR
0x0F 0x02,/R 16 R16 RM16
0x0F 0x02,/R 32 R32 RM32
0x0F 0x02,/R 32 R64 RM64;
OPCODE LEA
0x8D,/R 16 R16 RM16
0x8D,/R 32 R32 RM32
0x8D,/R 32 R64 RM64;
OPCODE LEAVE 0xC9;
OPCODE LGDT
0x0F 0x01,/2 16 M16
0x0F 0x01,/2 32 M32
0x0F 0x01,/2 32 M64;
OPCODE SGDT
0x0F 0x01,/0 16 M16
0x0F 0x01,/0 32 M32
0x0F 0x01,/0 32 M64;
OPCODE LIDT
0x0F 0x01,/3 16 M16
0x0F 0x01,/3 32 M32
0x0F 0x01,/3 32 M64;
OPCODE SIDT
0x0F 0x01,/1 16 M16
0x0F 0x01,/1 32 M32
0x0F 0x01,/1 32 M64;
OPCODE LLDT
0x0F 0x00,/2 RM16;
OPCODE SLDT
0x0F 0x00,/0 16 RM16
0x0F 0x00,/0 32 RM32
0x0F 0x00,/0 32 RM64;
OPCODE LMSW
0x0F 0x01,/6 RM16;
OPCODE SMSW
0x0F 0x01,/4 16 RM16
0x0F 0x01,/4 32 RM32
0x0F 0x01,/4 32 RM64;
//OPCODE LGS LSS LFS LDS LES
OPCODE LOCK 0xF0;
OPCODE LODSB 0xAC;
OPCODE LODSW 0xAD, 16;
OPCODE LODSD 0xAD, 32;
OPCODE LODSQ 0xAD, 32=;
OPCODE LOOP 0xE2, CB REL8;
OPCODE LOOPE 0xE1, CB REL8 :LOOPZ;
OPCODE LOOPNE 0xE0, CB REL8 :LOOPNZ;
OPCODE LSL
0x0F 0x03,/R 16 R16 RM16
0x0F 0x03,/R 32 R32 RM32
0x0F 0x03,/R 32 R64 RM64;
OPCODE LTR
0x0F 0x00,/3 RM16;
OPCODE MOVSB 0xA4;
OPCODE MOVSW 0xA5, 16;
OPCODE MOVSD 0xA5, 32;
OPCODE MOVSQ 0xA5, 32=;
OPCODE MOVSX
0x0F 0xBE,/R 16 R16 RM8
0x0F 0xBE,/R 32 R32 RM8
0x0F 0xBE,/R 32 R64 RM8
0x0F 0xBF,/R 32 R32 RM16
0x0F 0xBF,/R 32 R64 RM16;
OPCODE MOVSXD
0x63,/R 32 R64 RM32;
OPCODE MOVZX
0x0F 0xB6,/R 16 R16 RM8
0x0F 0xB6,/R 32 R32 RM8
0x0F 0xB6,/R 32 R64 RM8
0x0F 0xB7,/R 32 R32 RM16
0x0F 0xB7,/R 32 R64 RM16;
OPCODE OUT
0xE6, IB &UIMM8 AL
0xE6, IB IMM8 AL
0xE7, 16 IB &UIMM8 AX
0xE7, 16 IB IMM8 AX
0xE7, 32 IB &UIMM8 EAX
0xE7, 32 IB IMM8 EAX
0xEE, DX AL
0xEF, 16 DX AX
0xEF, 32 DX EAX;
OPCODE OUTSB 0x6E;
OPCODE OUTSW 0x6F, 16;
OPCODE OUTSD 0x6F, 32;
OPCODE REP_INSB
0xF3 0x6C, %
0xF3 0x48 0x6C;
OPCODE REP_INSW 0xF3 0x6D, 16;
OPCODE REP_INSD 0xF3 0x6D, 32;
OPCODE REP_MOVSB
0xF3 0xA4, %
0xF3 0x48 0xA4;
OPCODE REP_MOVSW 0xF3 0xA5, 16;
OPCODE REP_MOVSD 0xF3 0xA5, 32;
OPCODE REP_MOVSQ 0xF3 0x48 0xA5, 32;
OPCODE REP_OUTSB,
0xF3 0x6E, %
0xF3 0x48 0x6E;
OPCODE REP_OUTSW 0xF3 0x6F, 16;
OPCODE REP_OUTSD 0xF3 0x6F, 32;
OPCODE REP_LODSB
0xF2 0xAC, %
0xF2 0x48 0xAC;
OPCODE REP_LODSW 0xF2 0xAD, 16;
OPCODE REP_LODSD 0xF2 0xAD, 32;
OPCODE REP_LODSQ 0xF2 0x48 0xAD, 32;
OPCODE REP_STOSB
0xF3 0xAA, %
0xF3 0x48 0xAA;
OPCODE REP_STOSW 0xF3 0xAB, 16;
OPCODE REP_STOSD 0xF3 0xAB, 32;
OPCODE REP_STOSQ 0xF3 0x48 0xAB, 32;
OPCODE REPE_CMPSB
0xF3 0xA6, %
0xF3 0x48 0xA6;
OPCODE REPE_CMPSW 0xF3 0xA7, 16;
OPCODE REPE_CMPSD 0xF3 0xA7, 32;
OPCODE REPE_CMPSQ 0xF3 0x48 0xA7, 32;
OPCODE REPE_SCASB
0xF3 0xAE, %
0xF3 0x48 0xAE;
OPCODE REPE_SCASW 0xF3 0xAF, 16;
OPCODE REPE_SCASD 0xF3 0xAF, 32;
OPCODE REPE_SCASQ 0xF3 0x48 0xAF, 32;
OPCODE REPNE_CMPSB
0xF2 0xA6, %
0xF2 0x48 0xA6;
OPCODE REPNE_CMPSW 0xF2 0xA7, 16;
OPCODE REPNE_CMPSD 0xF2 0xA7, 32;
OPCODE REPNE_CMPSQ 0xF2 0x48 0xA7, 32;
OPCODE REPNE_SCASB
0xF2 0xAE, %
0xF2 0x48 0xAE;
OPCODE REPNE_SCASW 0xF2 0xAF, 16;
OPCODE REPNE_SCASD 0xF2 0xAF, 32;
OPCODE REPNE_SCASQ 0xF2 0x48 0xAF, 32;
OPCODE RET 0xC3;
OPCODE RET1 0xC2, IW IMM16;
OPCODE RETF 0xCB;
OPCODE RETF1 0xCA, IW IMM16;
OPCODE REX 0x48;
OPCODE REX2 0x40;
OPCODE RSM 0x0F 0xAA;
OPCODE SAHF 0x9E;
OPCODE SCASB 0xAE;
OPCODE SCASW 0xAF, 16;
OPCODE SCASD 0xAF, 32;
OPCODE SCASQ 0xAF, 32=;
OPCODE SEGCS 0x2E;
OPCODE SEGSS 0x36;
OPCODE SEGDS 0x3E;
OPCODE SEGES 0x26;
OPCODE SEGFS 0x64;
OPCODE SEGGS 0x65;
OPCODE SETO 0x0F 0x90, RM8;
OPCODE SETNO 0x0F 0x91, RM8;
OPCODE SETB 0x0F 0x92, RM8 :SETC SETNAE;
OPCODE SETAE 0x0F 0x93, RM8 :SETNC SETNB;
OPCODE SETE 0x0F 0x94, RM8 :SETZ;
OPCODE SETNE 0x0F 0x95, RM8 :SETNZ;
OPCODE SETBE 0x0F 0x96, RM8 :SETNA;
OPCODE SETA 0x0F 0x97, RM8 :SETNBE;
OPCODE SETS 0x0F 0x98, RM8;
OPCODE SETNS 0x0F 0x99, RM8;
OPCODE SETP 0x0F 0x9A, RM8 :SETPE;
OPCODE SETNP 0x0F 0x9B, RM8 :SETPO;
OPCODE SETL 0x0F 0x9C, RM8 :SETNGE;
OPCODE SETGE 0x0F 0x9D, RM8 :SETNL;
OPCODE SETLE 0x0F 0x9E, RM8 :SETNG;
OPCODE SETG 0x0F 0x9F, RM8 :SETNLE;
OPCODE SHLD
0x0F 0xA5,/R 16 RM16 R16
0x0F 0xA5,/R 32 RM32 R32
0x0F 0xA5,/R 32 RM64 R64;
OPCODE SHRD
0x0F 0xAD,/R 16 RM16 R16