Commits

Branch selector

 1d4f28c

User selector

All users

Datepicker

All time

Commit History

Commits on Nov 19, 2014

• Remove StringMap::GetOrCreateValue in favor of StringMap::insert

  Show description for 1d4f28c
  dwblaikie

  committed
  1d4f28c

• Teach llvm-build to avoid touching LibraryDependencies.inc unless the contents

  Show description for fb44491
  pcc

  committed
  fb44491

• Expose LLVM version string via macro in llvm-config.h, and modify Go bindings

  Show description for 2dea1fe
  pcc

  committed
  2dea1fe

• Make StringSet::insert return pair<iterator, bool> like other self-associative containers

  Show description for 8f4a49f
  dwblaikie

  committed
  8f4a49f

• llvm-readobj: fix off-by-one error in COFFDumper

  Show description for 3977e2f
  rui314

  committed
  3977e2f

• Use a memcpy so that type based alias analysis sees the change.

  Show description for 28b45aa
  espindola

  committed
  28b45aa

• [Aarch64] Customer lowering of CTPOP to SIMD should check for NEON availability

  Show description for d8e31c7
  

  Weiming Zhao

  committed
  d8e31c7

• [asan] add experimental basic-block tracing to asan-coverage; also fix -fsanitize-coverage=3 which was broken by r221718

  Show description for 0dd5e22
  kcc

  committed
  0dd5e22

• llvm-readobj: teach it how to dump COFF base relocation table

  Show description for 6272b8c
  rui314

  committed
  6272b8c

• Introduce llvm::SplitAllCriticalEdges

  Show description for f82e60f
  kcc

  committed
  f82e60f

• Revert r222039 because of bot failure.

  Show description for 2b82868
  manman-ren

  committed
  2b82868

• R600/SI: Implement areMemAccessesTriviallyDisjoint

  Show description for 1bd96c5
  arsenm

  committed
  1bd96c5

Commits on Nov 18, 2014

• R600/SI: Set hasSideEffects = 0 on load and store instructions.

  Show description for b556213
  arsenm

  committed
  b556213

• [X86][AVX] 256-bit vector stack unaligned load/stores identification

  Show description for e6d1a26
  RKSimon

  committed
  e6d1a26

• [Hexagon] Adding A2_and instruction.

  Show description for 642bb08
  

  Colin LeMahieu

  committed
  642bb08

• [FastISel][AArch64] Also allow folding of sign-/zero-extend and arithmetic

  Show description for 32dc2de
  

  Chad Rosier

  committed
  32dc2de

• [FastISel][AArch64] Also allow folding of sign-/zero-extend and logical

  Show description for 5e3288f
  

  Chad Rosier

  committed
  5e3288f

• Fix an inaccurate comment

  Show description for d3635f0
  bogner

  committed
  d3635f0

• InstCombine: Fix another infinite loop caused by visitFPTrunc

  Show description for 643bef9
  majnemer

  committed
  643bef9

• [Hexagon] Adding A2_sub instruction

  Show description for ed37b1e
  

  Colin LeMahieu

  committed
  ed37b1e

• Revert "Revert r222040 because of bot failure."

  Show description for 063e542
  majnemer

  committed
  063e542

• Add support for LLVM_USE_SANITIZER=Thread

  Show description for ad49f98
  EricWF

  committed
  ad49f98

• [FastISel][AArch64] Follow-up fix for "Fix shift-immediate emission for "zero" shifts."

  Show description for 52e0f75
  ributzka

  committed
  52e0f75

• R600/SI: Move SIFixSGPRCopies to inst selector passes

  Show description for a140448
  arsenm

  committed
  a140448

• [AArch64] Don't optimize all compare instructions.

  Show description for 50fa2ff
  ributzka

  committed
  50fa2ff

• Fix an incorrect chain operand when expanding INSERT_VECTOR operations through the stack.

  Show description for b39e517
  resistor

  committed
  b39e517

• R600/SI: Make sure resource descriptors are always stored in SGPRs

  Show description for 891e9e7
  tstellarAMD

  committed
  891e9e7

• [Reassociate] Use test cases that can actually be optimized to verify optional

  Show description for 5759f0f
  

  Chad Rosier

  committed
  5759f0f

• [Hexagon] Converting from ADD_rr to A2_add which has encoding bits.

  Show description for b7927f1
  

  Colin LeMahieu

  committed
  b7927f1

• [Reassociate] Rename local variable to not use same name as a member

  Show description for 3980c54
  

  Chad Rosier

  committed
  3980c54

• [FastISel][AArch64] Fix shift-immediate emission for "zero" shifts.

  Show description for 8b62d78
  ributzka

  committed
  8b62d78

• Test commit to verify that commit access works.

  Show description for c8ec320
  

  Jozef Kolek

  committed
  c8ec320

• Tweak EarlyCSE to recognize series of dead stores

  Show description for 0814bd8
  preames

  committed
  0814bd8

• Remove triple in testing case to recover an arm bot.

  Show description for 086dc8a
  manman-ren

  committed
  086dc8a

• CallGraphTest.cpp: Remove invalid tests. ++S might step over F if S == F.

  Show description for 3b16af8
  chapuni

  committed
  3b16af8

Pagination

PreviousNext