Computer Organization Experiment

计算机组成原理实验

[TOC]

Last Revised: 6/20/2017

Project Assignment

Jump to directory

Instruction Set

Total: 36 + 9

Status	Ins Type	op	func	ALUctr	Compare	Jump	RegDst	ALUSrcB	ALUSrcA	MemtoReg	RegWr	MemWr	ImmExt	CopWr	ByteExt
untested	addu	000000	100001	0000	0	0	01	00	00	00	01	00	x	00	x
untested	subu	000000	100011	0001	0	0	01	00	00	00	01	00	x	00	x
untested	and	000000	100100	0010	0	0	01	00	00	00	01	00	x	00	x
untested	or	000000	100101	0011	0	0	01	00	00	00	01	00	x	00	x
untested	xor	000000	100110	0101	0	0	01	00	00	00	01	00	x	00	x
untested	nor	000000	100111	0100	0	0	01	00	00	00	01	00	x	00	x
untested	slt	000000	101010	1011	0	0	01	00	00	00	01	00	x	00	x
untested	sltu	000000	101011	1010	0	0	01	00	00	00	01	00	x	00	x
untested	addiu	001001	x	0000	0	0	01	01	00	00	01	00	00	00	x
untested	slti	001010	x	1011	0	0	01	01	00	00	01	00	01	00	x
untested	sltiu	001011	x	1010	0	0	01	01	00	00	01	00	00	00	x
untested	andi	001100	x	0010	0	0	01	01	00	00	01	00	00	00	x
untested	ori	001101	x	0011	0	0	01	01	00	00	01	00	00	00	x
untested	xori	001110	x	0101	0	0	01	01	00	00	01	00	00	00	x
untested	sll	000000	000000	0110	0	0	01	00	01	00	01	00	x	00	x
untested	srl	000000	000010	0111	0	0	01	00	01	00	01	00	x	00	x
untested	sra	000000	000011	1000	0	0	01	00	01	00	01	00	x	00	x
untested	sllv	000000	000100	0110	0	0	01	00	00	00	01	00	x	00	x
untested	srlv	000000	000110	0111	0	0	01	00	00	00	01	00	x	00	x
untested	srav	000000	000111	1000	0	0	01	00	00	00	01	00	x	00	x
untested	lui	001111	x	1000	0	0	01	01	00	00	01	00	00	00	x
untested	lw	100011	x	0000	0	0	00	01	00	01	01	00	01	00	11
untested	sw	101011	x	0000	0	0	x	01	00	x	00	01	01	00	11
untested	lb	100000	x	0000	0	0	01	01	00	01	01	00	01	00	01
untested	lbu	100100	x	0000	0	0	01	01	00	01	01	00	01	00	00
untested	sb	101000	x	0000	0	0	00	01	00	x	00	01	01	00	10
untested	beq	000100	x	0001	1	0	x	00	00	x	00	00	x	00	x
untested	bne	000101	x	0001	1	0	x	00	00	x	00	00	x	00	x
untested	bgez	000001	x	x	1	0	x	00	00	x	00	00	x	00	x
untested	bgtz	000111	x	x	1	0	x	00	00	x	00	00	x	00	x
untested	blez	000110	x	x	1	0	x	00	00	x	00	00	x	00	x
untested	bltz	000001	x	x	1	0	x	00	00	x	00	00	x	00	x
untested	j	000010	x	x	0	1	x	x	x	x	00	00	x	00	x
untested	jr	000000	001000	x	0	1	01	x	x	00	00	00	x	00	x
untested	jalr	000000	001001	x	0	1	01	x	x	00	01	00	x	00	x
untested	jal	000011	x	x	0	1	10	x	x	00	01	00	00	00	x

Status	Ins Type	op	func	ALUctr	Compare	Jump	RegDst	ALUSrcB	ALUSrcA	MemtoReg	RegWr	MemWr	ExtOp	CopWr	ByteExt
untested	mult	000000	011000	1001	0	0	x	00	00	x	00	00	x	00	x
untested	mfhi	000000	010000	1101	0	0	01	00	00	00	01	00	x	00	x
untested	mthi	000000	010001	1110	0	0	x	x	00	x	00	00	x	00	x
untested	mflo	000000	010010	1100	0	0	01	00	00	00	01	00	x	00	x
untested	mtlo	000000	010011	1111	0	0	x	x	00	x	00	00	x	00	x
untested	mfc0	010000	x	x	0	0	00	x	x	10	01	00	x	00	x
untested	mtc0	010000	x	x	0	0	00	00	x	00	00	00	x	01	x
untested	syscall	000000	001100	x	0	0	x	x	x	00	00	00	x	01	x
untested	eret	010000	011000	x	0	0	x	x	x	00	00	00	x	01	x

Datapath Module

• PC (Program Counter)
• NPC (Next PC)
• RF (Register File)
• ALU (Arithmetic Logic Unit)
• EXT (Extender)
• IM (Instruction Memory) 4KB (32bits*1024)
• DM (Data Memeory) 4KB(32bits*1024)
• MUX (Multiplexer)
• CMP (Compare)
• CoP0 (CoProcessor0)

Control Module

• CTRL (Controller)

Creator Module

• MIPS (Creator)

Test Bench

• TB (Test Bench)

Appendix

• Module Explanation

---

Project 2 Onboard Experiment

Jump to directory

---

Project 1

Jump to directory

单周期处理器开发

Instruction Set

Total: 12

Status	Ins Type	op	func	ALUctr	Branch	Jump	RegDst	ALUSrc	MemtoReg	RegWr	MemWr	ExtOp
supported	addu	000000	100001	0000	0	0	1	0	0	1	0	x
supported	add	000000	100000	0001	0	0	1	0	0	1	0	x
supported	subu	000000	100011	1000	0	0	1	0	0	1	0	x
supported	sub	000000	100010	1001	0	0	1	0	0	1	0	x
supported	and	000000	100100	0010	0	0	1	0	0	1	0	x
supported	or	000000	100101	0011	0	0	1	0	0	1	0	x
supported	slt	000000	101010	1011	0	0	1	0	0	1	0	x
supported	beq	000100	x	1001	1	0	x	0	x	0	0	x
supported	sltu	000000	101011	1010	0	0	1	0	0	1	0	x
supported	jump	000010	x	x	0	1	x	x	x	0	0	x
supported	lw	100011	x	0001	0	0	0	1	1	1	0	1
supported	sw	101011	x	0001	0	0	x	1	x	0	1	1
supported	ori	001101	x	0011	0	0	0	1	0	1	0	0

Datapath Module

• PC (Program Counter)
• NPC (Next PC)
• RF (Register File)
• ALU (Arithmetic Logic Unit)
• EXT (Extender)
• IM (Instruction Memory) 4KB (32bits*1024)
• DM (Data Memeory) 4KB(32bits*1024)
• MUX (Multiplexer)

Control Module

• CTRL (Controller)

Creator Module

• MIPS (Creator)

Test Bench

• TB (Test Bench)

Appendix

Module Explanation