Commits

Branch selector

 master

User selector

All users

Datepicker

All time

Commit History

Commits on Dec 16, 2016

• risugen: remove grocer's apostrophe from REs

  Show description for 4bc854b
  

  stsquad

  authored and

  pm215

  committed
  4bc854b

  Copy full SHA for 4bc854b

• risu_aarch64: it's -> it is

  Show description for 5b44c97
  

  stsquad

  authored and

  pm215

  committed
  5b44c97

  Copy full SHA for 5b44c97

Commits on Nov 29, 2016

• risugen: Look in the right place for modules

  Show description for 466f8c6
  pm215

  committed
  466f8c6

  Copy full SHA for 466f8c6

Commits on Nov 7, 2016

• Implement risufile with all PPC64 instructions

  Show description for 57b64ca
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  57b64ca

  Copy full SHA for 57b64ca

• Implement risugen module for PPC64

  Show description for 6e211a7
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  6e211a7

  Copy full SHA for 6e211a7

• Add PPC64 in risu build system

  Show description for 9a0f7a7
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  9a0f7a7

  Copy full SHA for 9a0f7a7

• Implement initial support for PPC64

  Show description for a63aac7
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  a63aac7

  Copy full SHA for a63aac7

• Implement basic test code for PPC64

  Show description for 133c886
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  133c886

  Copy full SHA for 133c886

• Implement lib to deal with PPC64 registers

  Show description for 3e049ce
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  3e049ce

  Copy full SHA for 3e049ce

• Change mode directive of ARM risu files

  Show description for 96a89ff
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  96a89ff

  Copy full SHA for 96a89ff

• Refactor risugen to remove ARM specific code

  Show description for 5c18b5b
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  5c18b5b

  Copy full SHA for 5c18b5b

• Create risugen_arm.pm module for risugen

  Show description for 60209a8
  

  Jose Ricardo Ziviani

  authored and

  pm215

  committed
  60209a8

  Copy full SHA for 60209a8

• risugen: Sort the instruction keys

  Show description for 49dc8e9
  pm215

  committed
  49dc8e9

  Copy full SHA for 49dc8e9

Commits on Nov 28, 2014

• risu.el: basic syntax highlighting mode for Emacs

  Show description for 5623a2f
  

  stsquad

  authored and

  pm215

  committed
  5623a2f

  Copy full SHA for 5623a2f

• Makefile: Add "dump" target to aid debugging

  Show description for 03cd8f9
  

  stsquad

  authored and

  pm215

  committed
  03cd8f9

  Copy full SHA for 03cd8f9

• risu: enable static builds

  Show description for 6a7d33d
  

  stsquad

  authored and

  pm215

  committed
  6a7d33d

  Copy full SHA for 6a7d33d

• risu: add basic usage() text

  Show description for f17038f
  

  stsquad

  authored and

  pm215

  committed
  f17038f

  Copy full SHA for f17038f

Commits on Nov 26, 2014

• aarch64.risu: add EXT_RES case

  Show description for 299e0fc
  stsquad

  committed
  299e0fc

  Copy full SHA for 299e0fc

• aarch64.risu: add C3.6.12 two misc

  Show description for cdb5526
  stsquad

  committed
  cdb5526

  Copy full SHA for cdb5526

• aarch64.risu: add generic C3.6.9 AdvSIMD scalar shift imm

  Show description for aca6eff
  stsquad

  committed
  aca6eff

  Copy full SHA for aca6eff

• aarch64.risu: complete C3.6.17 AdvSIMD two-reg misc

  Show description for 0137035
  stsquad

  committed
  0137035

  Copy full SHA for 0137035

• aarch64.risu: complete C3.6.16 AdvSIMD three same

  Show description for 3d8e6c2
  stsquad

  committed
  3d8e6c2

  Copy full SHA for 3d8e6c2

• aarch64.risu: add generic C3.6.14 AdvSIMD shift imm pattern

  Show description for 3c23e24
  stsquad

  committed
  3c23e24

  Copy full SHA for 3c23e24

• aarch64.risu: complete C3.6.11 AdvSIMD 3 same patterns

  Show description for e65d567
  stsquad

  committed
  e65d567

  Copy full SHA for e65d567

• aarch64.risu: add commentary on C3.5.1 constraints

  Show description for 269016f
  stsquad

  committed
  269016f

  Copy full SHA for 269016f

• aarch64.risu: fix C6.3.12 constraints on BICiv

  Show description for 25b545b
  stsquad

  committed
  25b545b

  Copy full SHA for 25b545b

• aarch64.risu: fix C3.4.5 encoding of hw field for movi

  Show description for 2e61e03
  stsquad

  committed
  2e61e03

  Copy full SHA for 2e61e03

Commits on Nov 18, 2014

• risugen: Correct generated code for register alignment and flag clearing

  Show description for 872e366
  pm215

  committed
  872e366

  Copy full SHA for 872e366

Commits on Sep 8, 2014

• aarch64.risu: fix ORRi

  Show description for dace0cc
  

  Claudio Fontana

  authored and

  pm215

  committed
  dace0cc

  Copy full SHA for dace0cc

• Add crypto extension patterns

  Show description for 90fa641
  pm215

  committed
  90fa641

  Copy full SHA for 90fa641

Commits on Apr 25, 2014

• README: Document how to build

  Show description for 3733991
  pm215

  committed
  3733991

  Copy full SHA for 3733991

• Remove unnecessary config.h

  Show description for 983e063
  pm215

  committed
  983e063

  Copy full SHA for 983e063

• arm.risu: Patterns for ADC/SBC

  pm215

  committed
  8808022

  Copy full SHA for 8808022

• arm.risu, thumb.risu: Patterns for new v8 insns

  pm215

  committed
  fd9058c

  Copy full SHA for fd9058c

• aarch64.risu: More patterns

  Show description for 695e774
  pm215

  committed
  695e774

  Copy full SHA for 695e774

Pagination

Previous

Next