This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.

A Simulation of Tomasulo Algorithm using Python & Verilog