Skip to content
View annaswing's full-sized avatar

Block or report annaswing

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 stars written in VHDL
Clear filter

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,627 231 Updated Dec 15, 2024

🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).

VHDL 174 20 Updated Nov 20, 2024

🔑 Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

VHDL 127 18 Updated Nov 5, 2022

A True Random Number Generator in VHDL.

VHDL 6 Updated Oct 26, 2021