benipoo
Follow
Lists (1)
Starred repositories
2
stars
written in Verilog
Clear filter
Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.
Working with yosys, but without the headache. Generates minimized AIG schematics from your directory of Verilog files.
