forked from torvalds/linux
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathtscs454.h
2323 lines (1814 loc) · 103 KB
/
tscs454.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0
// tscs454.h -- TSCS454 ALSA SoC Audio driver
// Copyright 2018 Tempo Semiconductor, Inc.
// Author: Steven Eckhoff <[email protected]>
#ifndef __REDWOODPUBLIC_H__
#define __REDWOODPUBLIC_H__
#define VIRT_BASE 0x00
#define PAGE_LEN 0x100
#define VIRT_PAGE_BASE(page) (VIRT_BASE + (PAGE_LEN * page))
#define VIRT_ADDR(page, address) (VIRT_PAGE_BASE(page) + address)
#define ADDR(page, virt_address) (virt_address - VIRT_PAGE_BASE(page))
#define R_PAGESEL 0x0
#define R_RESET VIRT_ADDR(0x0, 0x1)
#define R_IRQEN VIRT_ADDR(0x0, 0x2)
#define R_IRQMASK VIRT_ADDR(0x0, 0x3)
#define R_IRQSTAT VIRT_ADDR(0x0, 0x4)
#define R_DEVADD0 VIRT_ADDR(0x0, 0x6)
#define R_DEVID VIRT_ADDR(0x0, 0x8)
#define R_DEVREV VIRT_ADDR(0x0, 0x9)
#define R_PLLSTAT VIRT_ADDR(0x0, 0x0A)
#define R_PLL1CTL VIRT_ADDR(0x0, 0x0B)
#define R_PLL1RDIV VIRT_ADDR(0x0, 0x0C)
#define R_PLL1ODIV VIRT_ADDR(0x0, 0x0D)
#define R_PLL1FDIVL VIRT_ADDR(0x0, 0x0E)
#define R_PLL1FDIVH VIRT_ADDR(0x0, 0x0F)
#define R_PLL2CTL VIRT_ADDR(0x0, 0x10)
#define R_PLL2RDIV VIRT_ADDR(0x0, 0x11)
#define R_PLL2ODIV VIRT_ADDR(0x0, 0x12)
#define R_PLL2FDIVL VIRT_ADDR(0x0, 0x13)
#define R_PLL2FDIVH VIRT_ADDR(0x0, 0x14)
#define R_PLLCTL VIRT_ADDR(0x0, 0x15)
#define R_ISRC VIRT_ADDR(0x0, 0x16)
#define R_SCLKCTL VIRT_ADDR(0x0, 0x18)
#define R_TIMEBASE VIRT_ADDR(0x0, 0x19)
#define R_I2SP1CTL VIRT_ADDR(0x0, 0x1A)
#define R_I2SP2CTL VIRT_ADDR(0x0, 0x1B)
#define R_I2SP3CTL VIRT_ADDR(0x0, 0x1C)
#define R_I2S1MRATE VIRT_ADDR(0x0, 0x1D)
#define R_I2S2MRATE VIRT_ADDR(0x0, 0x1E)
#define R_I2S3MRATE VIRT_ADDR(0x0, 0x1F)
#define R_I2SCMC VIRT_ADDR(0x0, 0x20)
#define R_MCLK2PINC VIRT_ADDR(0x0, 0x21)
#define R_I2SPINC0 VIRT_ADDR(0x0, 0x22)
#define R_I2SPINC1 VIRT_ADDR(0x0, 0x23)
#define R_I2SPINC2 VIRT_ADDR(0x0, 0x24)
#define R_GPIOCTL0 VIRT_ADDR(0x0, 0x25)
#define R_GPIOCTL1 VIRT_ADDR(0x0, 0x26)
#define R_ASRC VIRT_ADDR(0x0, 0x28)
#define R_TDMCTL0 VIRT_ADDR(0x0, 0x2D)
#define R_TDMCTL1 VIRT_ADDR(0x0, 0x2E)
#define R_PCMP2CTL0 VIRT_ADDR(0x0, 0x2F)
#define R_PCMP2CTL1 VIRT_ADDR(0x0, 0x30)
#define R_PCMP3CTL0 VIRT_ADDR(0x0, 0x31)
#define R_PCMP3CTL1 VIRT_ADDR(0x0, 0x32)
#define R_PWRM0 VIRT_ADDR(0x0, 0x33)
#define R_PWRM1 VIRT_ADDR(0x0, 0x34)
#define R_PWRM2 VIRT_ADDR(0x0, 0x35)
#define R_PWRM3 VIRT_ADDR(0x0, 0x36)
#define R_PWRM4 VIRT_ADDR(0x0, 0x37)
#define R_I2SIDCTL VIRT_ADDR(0x0, 0x38)
#define R_I2SODCTL VIRT_ADDR(0x0, 0x39)
#define R_AUDIOMUX1 VIRT_ADDR(0x0, 0x3A)
#define R_AUDIOMUX2 VIRT_ADDR(0x0, 0x3B)
#define R_AUDIOMUX3 VIRT_ADDR(0x0, 0x3C)
#define R_HSDCTL1 VIRT_ADDR(0x1, 0x1)
#define R_HSDCTL2 VIRT_ADDR(0x1, 0x2)
#define R_HSDSTAT VIRT_ADDR(0x1, 0x3)
#define R_HSDDELAY VIRT_ADDR(0x1, 0x4)
#define R_BUTCTL VIRT_ADDR(0x1, 0x5)
#define R_CH0AIC VIRT_ADDR(0x1, 0x6)
#define R_CH1AIC VIRT_ADDR(0x1, 0x7)
#define R_CH2AIC VIRT_ADDR(0x1, 0x8)
#define R_CH3AIC VIRT_ADDR(0x1, 0x9)
#define R_ICTL0 VIRT_ADDR(0x1, 0x0A)
#define R_ICTL1 VIRT_ADDR(0x1, 0x0B)
#define R_MICBIAS VIRT_ADDR(0x1, 0x0C)
#define R_PGACTL0 VIRT_ADDR(0x1, 0x0D)
#define R_PGACTL1 VIRT_ADDR(0x1, 0x0E)
#define R_PGACTL2 VIRT_ADDR(0x1, 0x0F)
#define R_PGACTL3 VIRT_ADDR(0x1, 0x10)
#define R_PGAZ VIRT_ADDR(0x1, 0x11)
#define R_ICH0VOL VIRT_ADDR(0x1, 0x12)
#define R_ICH1VOL VIRT_ADDR(0x1, 0x13)
#define R_ICH2VOL VIRT_ADDR(0x1, 0x14)
#define R_ICH3VOL VIRT_ADDR(0x1, 0x15)
#define R_ASRCILVOL VIRT_ADDR(0x1, 0x16)
#define R_ASRCIRVOL VIRT_ADDR(0x1, 0x17)
#define R_ASRCOLVOL VIRT_ADDR(0x1, 0x18)
#define R_ASRCORVOL VIRT_ADDR(0x1, 0x19)
#define R_IVOLCTLU VIRT_ADDR(0x1, 0x1C)
#define R_ALCCTL0 VIRT_ADDR(0x1, 0x1D)
#define R_ALCCTL1 VIRT_ADDR(0x1, 0x1E)
#define R_ALCCTL2 VIRT_ADDR(0x1, 0x1F)
#define R_ALCCTL3 VIRT_ADDR(0x1, 0x20)
#define R_NGATE VIRT_ADDR(0x1, 0x21)
#define R_DMICCTL VIRT_ADDR(0x1, 0x22)
#define R_DACCTL VIRT_ADDR(0x2, 0x1)
#define R_SPKCTL VIRT_ADDR(0x2, 0x2)
#define R_SUBCTL VIRT_ADDR(0x2, 0x3)
#define R_DCCTL VIRT_ADDR(0x2, 0x4)
#define R_OVOLCTLU VIRT_ADDR(0x2, 0x6)
#define R_MUTEC VIRT_ADDR(0x2, 0x7)
#define R_MVOLL VIRT_ADDR(0x2, 0x8)
#define R_MVOLR VIRT_ADDR(0x2, 0x9)
#define R_HPVOLL VIRT_ADDR(0x2, 0x0A)
#define R_HPVOLR VIRT_ADDR(0x2, 0x0B)
#define R_SPKVOLL VIRT_ADDR(0x2, 0x0C)
#define R_SPKVOLR VIRT_ADDR(0x2, 0x0D)
#define R_SUBVOL VIRT_ADDR(0x2, 0x10)
#define R_COP0 VIRT_ADDR(0x2, 0x11)
#define R_COP1 VIRT_ADDR(0x2, 0x12)
#define R_COPSTAT VIRT_ADDR(0x2, 0x13)
#define R_PWM0 VIRT_ADDR(0x2, 0x14)
#define R_PWM1 VIRT_ADDR(0x2, 0x15)
#define R_PWM2 VIRT_ADDR(0x2, 0x16)
#define R_PWM3 VIRT_ADDR(0x2, 0x17)
#define R_HPSW VIRT_ADDR(0x2, 0x18)
#define R_THERMTS VIRT_ADDR(0x2, 0x19)
#define R_THERMSPK1 VIRT_ADDR(0x2, 0x1A)
#define R_THERMSTAT VIRT_ADDR(0x2, 0x1B)
#define R_SCSTAT VIRT_ADDR(0x2, 0x1C)
#define R_SDMON VIRT_ADDR(0x2, 0x1D)
#define R_SPKEQFILT VIRT_ADDR(0x3, 0x1)
#define R_SPKCRWDL VIRT_ADDR(0x3, 0x2)
#define R_SPKCRWDM VIRT_ADDR(0x3, 0x3)
#define R_SPKCRWDH VIRT_ADDR(0x3, 0x4)
#define R_SPKCRRDL VIRT_ADDR(0x3, 0x5)
#define R_SPKCRRDM VIRT_ADDR(0x3, 0x6)
#define R_SPKCRRDH VIRT_ADDR(0x3, 0x7)
#define R_SPKCRADD VIRT_ADDR(0x3, 0x8)
#define R_SPKCRS VIRT_ADDR(0x3, 0x9)
#define R_SPKMBCEN VIRT_ADDR(0x3, 0x0A)
#define R_SPKMBCCTL VIRT_ADDR(0x3, 0x0B)
#define R_SPKMBCMUG1 VIRT_ADDR(0x3, 0x0C)
#define R_SPKMBCTHR1 VIRT_ADDR(0x3, 0x0D)
#define R_SPKMBCRAT1 VIRT_ADDR(0x3, 0x0E)
#define R_SPKMBCATK1L VIRT_ADDR(0x3, 0x0F)
#define R_SPKMBCATK1H VIRT_ADDR(0x3, 0x10)
#define R_SPKMBCREL1L VIRT_ADDR(0x3, 0x11)
#define R_SPKMBCREL1H VIRT_ADDR(0x3, 0x12)
#define R_SPKMBCMUG2 VIRT_ADDR(0x3, 0x13)
#define R_SPKMBCTHR2 VIRT_ADDR(0x3, 0x14)
#define R_SPKMBCRAT2 VIRT_ADDR(0x3, 0x15)
#define R_SPKMBCATK2L VIRT_ADDR(0x3, 0x16)
#define R_SPKMBCATK2H VIRT_ADDR(0x3, 0x17)
#define R_SPKMBCREL2L VIRT_ADDR(0x3, 0x18)
#define R_SPKMBCREL2H VIRT_ADDR(0x3, 0x19)
#define R_SPKMBCMUG3 VIRT_ADDR(0x3, 0x1A)
#define R_SPKMBCTHR3 VIRT_ADDR(0x3, 0x1B)
#define R_SPKMBCRAT3 VIRT_ADDR(0x3, 0x1C)
#define R_SPKMBCATK3L VIRT_ADDR(0x3, 0x1D)
#define R_SPKMBCATK3H VIRT_ADDR(0x3, 0x1E)
#define R_SPKMBCREL3L VIRT_ADDR(0x3, 0x1F)
#define R_SPKMBCREL3H VIRT_ADDR(0x3, 0x20)
#define R_SPKCLECTL VIRT_ADDR(0x3, 0x21)
#define R_SPKCLEMUG VIRT_ADDR(0x3, 0x22)
#define R_SPKCOMPTHR VIRT_ADDR(0x3, 0x23)
#define R_SPKCOMPRAT VIRT_ADDR(0x3, 0x24)
#define R_SPKCOMPATKL VIRT_ADDR(0x3, 0x25)
#define R_SPKCOMPATKH VIRT_ADDR(0x3, 0x26)
#define R_SPKCOMPRELL VIRT_ADDR(0x3, 0x27)
#define R_SPKCOMPRELH VIRT_ADDR(0x3, 0x28)
#define R_SPKLIMTHR VIRT_ADDR(0x3, 0x29)
#define R_SPKLIMTGT VIRT_ADDR(0x3, 0x2A)
#define R_SPKLIMATKL VIRT_ADDR(0x3, 0x2B)
#define R_SPKLIMATKH VIRT_ADDR(0x3, 0x2C)
#define R_SPKLIMRELL VIRT_ADDR(0x3, 0x2D)
#define R_SPKLIMRELH VIRT_ADDR(0x3, 0x2E)
#define R_SPKEXPTHR VIRT_ADDR(0x3, 0x2F)
#define R_SPKEXPRAT VIRT_ADDR(0x3, 0x30)
#define R_SPKEXPATKL VIRT_ADDR(0x3, 0x31)
#define R_SPKEXPATKH VIRT_ADDR(0x3, 0x32)
#define R_SPKEXPRELL VIRT_ADDR(0x3, 0x33)
#define R_SPKEXPRELH VIRT_ADDR(0x3, 0x34)
#define R_SPKFXCTL VIRT_ADDR(0x3, 0x35)
#define R_DACEQFILT VIRT_ADDR(0x4, 0x1)
#define R_DACCRWDL VIRT_ADDR(0x4, 0x2)
#define R_DACCRWDM VIRT_ADDR(0x4, 0x3)
#define R_DACCRWDH VIRT_ADDR(0x4, 0x4)
#define R_DACCRRDL VIRT_ADDR(0x4, 0x5)
#define R_DACCRRDM VIRT_ADDR(0x4, 0x6)
#define R_DACCRRDH VIRT_ADDR(0x4, 0x7)
#define R_DACCRADD VIRT_ADDR(0x4, 0x8)
#define R_DACCRS VIRT_ADDR(0x4, 0x9)
#define R_DACMBCEN VIRT_ADDR(0x4, 0x0A)
#define R_DACMBCCTL VIRT_ADDR(0x4, 0x0B)
#define R_DACMBCMUG1 VIRT_ADDR(0x4, 0x0C)
#define R_DACMBCTHR1 VIRT_ADDR(0x4, 0x0D)
#define R_DACMBCRAT1 VIRT_ADDR(0x4, 0x0E)
#define R_DACMBCATK1L VIRT_ADDR(0x4, 0x0F)
#define R_DACMBCATK1H VIRT_ADDR(0x4, 0x10)
#define R_DACMBCREL1L VIRT_ADDR(0x4, 0x11)
#define R_DACMBCREL1H VIRT_ADDR(0x4, 0x12)
#define R_DACMBCMUG2 VIRT_ADDR(0x4, 0x13)
#define R_DACMBCTHR2 VIRT_ADDR(0x4, 0x14)
#define R_DACMBCRAT2 VIRT_ADDR(0x4, 0x15)
#define R_DACMBCATK2L VIRT_ADDR(0x4, 0x16)
#define R_DACMBCATK2H VIRT_ADDR(0x4, 0x17)
#define R_DACMBCREL2L VIRT_ADDR(0x4, 0x18)
#define R_DACMBCREL2H VIRT_ADDR(0x4, 0x19)
#define R_DACMBCMUG3 VIRT_ADDR(0x4, 0x1A)
#define R_DACMBCTHR3 VIRT_ADDR(0x4, 0x1B)
#define R_DACMBCRAT3 VIRT_ADDR(0x4, 0x1C)
#define R_DACMBCATK3L VIRT_ADDR(0x4, 0x1D)
#define R_DACMBCATK3H VIRT_ADDR(0x4, 0x1E)
#define R_DACMBCREL3L VIRT_ADDR(0x4, 0x1F)
#define R_DACMBCREL3H VIRT_ADDR(0x4, 0x20)
#define R_DACCLECTL VIRT_ADDR(0x4, 0x21)
#define R_DACCLEMUG VIRT_ADDR(0x4, 0x22)
#define R_DACCOMPTHR VIRT_ADDR(0x4, 0x23)
#define R_DACCOMPRAT VIRT_ADDR(0x4, 0x24)
#define R_DACCOMPATKL VIRT_ADDR(0x4, 0x25)
#define R_DACCOMPATKH VIRT_ADDR(0x4, 0x26)
#define R_DACCOMPRELL VIRT_ADDR(0x4, 0x27)
#define R_DACCOMPRELH VIRT_ADDR(0x4, 0x28)
#define R_DACLIMTHR VIRT_ADDR(0x4, 0x29)
#define R_DACLIMTGT VIRT_ADDR(0x4, 0x2A)
#define R_DACLIMATKL VIRT_ADDR(0x4, 0x2B)
#define R_DACLIMATKH VIRT_ADDR(0x4, 0x2C)
#define R_DACLIMRELL VIRT_ADDR(0x4, 0x2D)
#define R_DACLIMRELH VIRT_ADDR(0x4, 0x2E)
#define R_DACEXPTHR VIRT_ADDR(0x4, 0x2F)
#define R_DACEXPRAT VIRT_ADDR(0x4, 0x30)
#define R_DACEXPATKL VIRT_ADDR(0x4, 0x31)
#define R_DACEXPATKH VIRT_ADDR(0x4, 0x32)
#define R_DACEXPRELL VIRT_ADDR(0x4, 0x33)
#define R_DACEXPRELH VIRT_ADDR(0x4, 0x34)
#define R_DACFXCTL VIRT_ADDR(0x4, 0x35)
#define R_SUBEQFILT VIRT_ADDR(0x5, 0x1)
#define R_SUBCRWDL VIRT_ADDR(0x5, 0x2)
#define R_SUBCRWDM VIRT_ADDR(0x5, 0x3)
#define R_SUBCRWDH VIRT_ADDR(0x5, 0x4)
#define R_SUBCRRDL VIRT_ADDR(0x5, 0x5)
#define R_SUBCRRDM VIRT_ADDR(0x5, 0x6)
#define R_SUBCRRDH VIRT_ADDR(0x5, 0x7)
#define R_SUBCRADD VIRT_ADDR(0x5, 0x8)
#define R_SUBCRS VIRT_ADDR(0x5, 0x9)
#define R_SUBMBCEN VIRT_ADDR(0x5, 0x0A)
#define R_SUBMBCCTL VIRT_ADDR(0x5, 0x0B)
#define R_SUBMBCMUG1 VIRT_ADDR(0x5, 0x0C)
#define R_SUBMBCTHR1 VIRT_ADDR(0x5, 0x0D)
#define R_SUBMBCRAT1 VIRT_ADDR(0x5, 0x0E)
#define R_SUBMBCATK1L VIRT_ADDR(0x5, 0x0F)
#define R_SUBMBCATK1H VIRT_ADDR(0x5, 0x10)
#define R_SUBMBCREL1L VIRT_ADDR(0x5, 0x11)
#define R_SUBMBCREL1H VIRT_ADDR(0x5, 0x12)
#define R_SUBMBCMUG2 VIRT_ADDR(0x5, 0x13)
#define R_SUBMBCTHR2 VIRT_ADDR(0x5, 0x14)
#define R_SUBMBCRAT2 VIRT_ADDR(0x5, 0x15)
#define R_SUBMBCATK2L VIRT_ADDR(0x5, 0x16)
#define R_SUBMBCATK2H VIRT_ADDR(0x5, 0x17)
#define R_SUBMBCREL2L VIRT_ADDR(0x5, 0x18)
#define R_SUBMBCREL2H VIRT_ADDR(0x5, 0x19)
#define R_SUBMBCMUG3 VIRT_ADDR(0x5, 0x1A)
#define R_SUBMBCTHR3 VIRT_ADDR(0x5, 0x1B)
#define R_SUBMBCRAT3 VIRT_ADDR(0x5, 0x1C)
#define R_SUBMBCATK3L VIRT_ADDR(0x5, 0x1D)
#define R_SUBMBCATK3H VIRT_ADDR(0x5, 0x1E)
#define R_SUBMBCREL3L VIRT_ADDR(0x5, 0x1F)
#define R_SUBMBCREL3H VIRT_ADDR(0x5, 0x20)
#define R_SUBCLECTL VIRT_ADDR(0x5, 0x21)
#define R_SUBCLEMUG VIRT_ADDR(0x5, 0x22)
#define R_SUBCOMPTHR VIRT_ADDR(0x5, 0x23)
#define R_SUBCOMPRAT VIRT_ADDR(0x5, 0x24)
#define R_SUBCOMPATKL VIRT_ADDR(0x5, 0x25)
#define R_SUBCOMPATKH VIRT_ADDR(0x5, 0x26)
#define R_SUBCOMPRELL VIRT_ADDR(0x5, 0x27)
#define R_SUBCOMPRELH VIRT_ADDR(0x5, 0x28)
#define R_SUBLIMTHR VIRT_ADDR(0x5, 0x29)
#define R_SUBLIMTGT VIRT_ADDR(0x5, 0x2A)
#define R_SUBLIMATKL VIRT_ADDR(0x5, 0x2B)
#define R_SUBLIMATKH VIRT_ADDR(0x5, 0x2C)
#define R_SUBLIMRELL VIRT_ADDR(0x5, 0x2D)
#define R_SUBLIMRELH VIRT_ADDR(0x5, 0x2E)
#define R_SUBEXPTHR VIRT_ADDR(0x5, 0x2F)
#define R_SUBEXPRAT VIRT_ADDR(0x5, 0x30)
#define R_SUBEXPATKL VIRT_ADDR(0x5, 0x31)
#define R_SUBEXPATKH VIRT_ADDR(0x5, 0x32)
#define R_SUBEXPRELL VIRT_ADDR(0x5, 0x33)
#define R_SUBEXPRELH VIRT_ADDR(0x5, 0x34)
#define R_SUBFXCTL VIRT_ADDR(0x5, 0x35)
// *** PLLCTL ***
#define FB_PLLCTL_VCCI_PLL 6
#define FM_PLLCTL_VCCI_PLL 0xC0
#define FB_PLLCTL_RZ_PLL 3
#define FM_PLLCTL_RZ_PLL 0x38
#define FB_PLLCTL_CP_PLL 0
#define FM_PLLCTL_CP_PLL 0x7
// *** PLLRDIV ***
#define FB_PLLRDIV_REFDIV_PLL 0
#define FM_PLLRDIV_REFDIV_PLL 0xFF
// *** PLLODIV ***
#define FB_PLLODIV_OUTDIV_PLL 0
#define FM_PLLODIV_OUTDIV_PLL 0xFF
// *** PLLFDIVL ***
#define FB_PLLFDIVL_FBDIVL_PLL 0
#define FM_PLLFDIVL_FBDIVL_PLL 0xFF
// *** PLLFDIVH ***
#define FB_PLLFDIVH_FBDIVH_PLL 0
#define FM_PLLFDIVH_FBDIVH_PLL 0xF
// *** I2SPCTL ***
#define FB_I2SPCTL_BCLKSTAT 7
#define FM_I2SPCTL_BCLKSTAT 0x80
#define FV_BCLKSTAT_LOST 0x80
#define FV_BCLKSTAT_NOT_LOST 0x0
#define FB_I2SPCTL_BCLKP 6
#define FM_I2SPCTL_BCLKP 0x40
#define FV_BCLKP_NOT_INVERTED 0x0
#define FV_BCLKP_INVERTED 0x40
#define FB_I2SPCTL_PORTMS 5
#define FM_I2SPCTL_PORTMS 0x20
#define FV_PORTMS_SLAVE 0x0
#define FV_PORTMS_MASTER 0x20
#define FB_I2SPCTL_LRCLKP 4
#define FM_I2SPCTL_LRCLKP 0x10
#define FV_LRCLKP_NOT_INVERTED 0x0
#define FV_LRCLKP_INVERTED 0x10
#define FB_I2SPCTL_WL 2
#define FM_I2SPCTL_WL 0xC
#define FV_WL_16 0x0
#define FV_WL_20 0x4
#define FV_WL_24 0x8
#define FV_WL_32 0xC
#define FB_I2SPCTL_FORMAT 0
#define FM_I2SPCTL_FORMAT 0x3
#define FV_FORMAT_RIGHT 0x0
#define FV_FORMAT_LEFT 0x1
#define FV_FORMAT_I2S 0x2
#define FV_FORMAT_TDM 0x3
// *** I2SMRATE ***
#define FB_I2SMRATE_I2SMCLKHALF 7
#define FM_I2SMRATE_I2SMCLKHALF 0x80
#define FV_I2SMCLKHALF_I2S1MCLKDIV_DIV_2 0x0
#define FV_I2SMCLKHALF_I2S1MCLKDIV_ONLY 0x80
#define FB_I2SMRATE_I2SMCLKDIV 5
#define FM_I2SMRATE_I2SMCLKDIV 0x60
#define FV_I2SMCLKDIV_125 0x0
#define FV_I2SMCLKDIV_128 0x20
#define FV_I2SMCLKDIV_136 0x40
#define FV_I2SMCLKDIV_192 0x60
#define FB_I2SMRATE_I2SMBR 3
#define FM_I2SMRATE_I2SMBR 0x18
#define FV_I2SMBR_32 0x0
#define FV_I2SMBR_44PT1 0x8
#define FV_I2SMBR_48 0x10
#define FV_I2SMBR_MCLK_MODE 0x18
#define FB_I2SMRATE_I2SMBM 0
#define FM_I2SMRATE_I2SMBM 0x3
#define FV_I2SMBM_0PT25 0x0
#define FV_I2SMBM_0PT5 0x1
#define FV_I2SMBM_1 0x2
#define FV_I2SMBM_2 0x3
// *** PCMPCTL0 ***
#define FB_PCMPCTL0_PCMFLENP 2
#define FM_PCMPCTL0_PCMFLENP 0x4
#define FV_PCMFLENP_128 0x0
#define FV_PCMFLENP_256 0x4
#define FB_PCMPCTL0_SLSYNCP 1
#define FM_PCMPCTL0_SLSYNCP 0x2
#define FV_SLSYNCP_SHORT 0x0
#define FV_SLSYNCP_LONG 0x2
#define FB_PCMPCTL0_BDELAYP 0
#define FM_PCMPCTL0_BDELAYP 0x1
#define FV_BDELAYP_NO_DELAY 0x0
#define FV_BDELAYP_1BCLK_DELAY 0x1
// *** PCMPCTL1 ***
#define FB_PCMPCTL1_PCMMOMP 6
#define FM_PCMPCTL1_PCMMOMP 0x40
#define FB_PCMPCTL1_PCMSOP 5
#define FM_PCMPCTL1_PCMSOP 0x20
#define FV_PCMSOP_1 0x0
#define FV_PCMSOP_2 0x20
#define FB_PCMPCTL1_PCMDSSP 3
#define FM_PCMPCTL1_PCMDSSP 0x18
#define FV_PCMDSSP_16 0x0
#define FV_PCMDSSP_24 0x8
#define FV_PCMDSSP_32 0x10
#define FB_PCMPCTL1_PCMMIMP 1
#define FM_PCMPCTL1_PCMMIMP 0x2
#define FB_PCMPCTL1_PCMSIP 0
#define FM_PCMPCTL1_PCMSIP 0x1
#define FV_PCMSIP_1 0x0
#define FV_PCMSIP_2 0x1
// *** CHAIC ***
#define FB_CHAIC_MICBST 4
#define FM_CHAIC_MICBST 0x30
// *** PGACTL ***
#define FB_PGACTL_PGAMUTE 7
#define FM_PGACTL_PGAMUTE 0x80
#define FB_PGACTL_PGAVOL 0
#define FM_PGACTL_PGAVOL 0x3F
// *** ICHVOL ***
#define FB_ICHVOL_ICHVOL 0
#define FM_ICHVOL_ICHVOL 0xFF
// *** SPKMBCMUG ***
#define FB_SPKMBCMUG_PHASE 5
#define FM_SPKMBCMUG_PHASE 0x20
#define FB_SPKMBCMUG_MUGAIN 0
#define FM_SPKMBCMUG_MUGAIN 0x1F
// *** SPKMBCTHR ***
#define FB_SPKMBCTHR_THRESH 0
#define FM_SPKMBCTHR_THRESH 0xFF
// *** SPKMBCRAT ***
#define FB_SPKMBCRAT_RATIO 0
#define FM_SPKMBCRAT_RATIO 0x1F
// *** SPKMBCATKL ***
#define FB_SPKMBCATKL_TCATKL 0
#define FM_SPKMBCATKL_TCATKL 0xFF
// *** SPKMBCATKH ***
#define FB_SPKMBCATKH_TCATKH 0
#define FM_SPKMBCATKH_TCATKH 0xFF
// *** SPKMBCRELL ***
#define FB_SPKMBCRELL_TCRELL 0
#define FM_SPKMBCRELL_TCRELL 0xFF
// *** SPKMBCRELH ***
#define FB_SPKMBCRELH_TCRELH 0
#define FM_SPKMBCRELH_TCRELH 0xFF
// *** DACMBCMUG ***
#define FB_DACMBCMUG_PHASE 5
#define FM_DACMBCMUG_PHASE 0x20
#define FB_DACMBCMUG_MUGAIN 0
#define FM_DACMBCMUG_MUGAIN 0x1F
// *** DACMBCTHR ***
#define FB_DACMBCTHR_THRESH 0
#define FM_DACMBCTHR_THRESH 0xFF
// *** DACMBCRAT ***
#define FB_DACMBCRAT_RATIO 0
#define FM_DACMBCRAT_RATIO 0x1F
// *** DACMBCATKL ***
#define FB_DACMBCATKL_TCATKL 0
#define FM_DACMBCATKL_TCATKL 0xFF
// *** DACMBCATKH ***
#define FB_DACMBCATKH_TCATKH 0
#define FM_DACMBCATKH_TCATKH 0xFF
// *** DACMBCRELL ***
#define FB_DACMBCRELL_TCRELL 0
#define FM_DACMBCRELL_TCRELL 0xFF
// *** DACMBCRELH ***
#define FB_DACMBCRELH_TCRELH 0
#define FM_DACMBCRELH_TCRELH 0xFF
// *** SUBMBCMUG ***
#define FB_SUBMBCMUG_PHASE 5
#define FM_SUBMBCMUG_PHASE 0x20
#define FB_SUBMBCMUG_MUGAIN 0
#define FM_SUBMBCMUG_MUGAIN 0x1F
// *** SUBMBCTHR ***
#define FB_SUBMBCTHR_THRESH 0
#define FM_SUBMBCTHR_THRESH 0xFF
// *** SUBMBCRAT ***
#define FB_SUBMBCRAT_RATIO 0
#define FM_SUBMBCRAT_RATIO 0x1F
// *** SUBMBCATKL ***
#define FB_SUBMBCATKL_TCATKL 0
#define FM_SUBMBCATKL_TCATKL 0xFF
// *** SUBMBCATKH ***
#define FB_SUBMBCATKH_TCATKH 0
#define FM_SUBMBCATKH_TCATKH 0xFF
// *** SUBMBCRELL ***
#define FB_SUBMBCRELL_TCRELL 0
#define FM_SUBMBCRELL_TCRELL 0xFF
// *** SUBMBCRELH ***
#define FB_SUBMBCRELH_TCRELH 0
#define FM_SUBMBCRELH_TCRELH 0xFF
// *** PAGESEL ***
#define FB_PAGESEL_PAGESEL 0
#define FM_PAGESEL_PAGESEL 0xFF
// *** RESET ***
#define FB_RESET_RESET 0
#define FM_RESET_RESET 0xFF
#define FV_RESET_PWR_ON_DEFAULTS 0x85
// *** IRQEN ***
#define FB_IRQEN_THRMINTEN 6
#define FM_IRQEN_THRMINTEN 0x40
#define FV_THRMINTEN_ENABLED 0x40
#define FV_THRMINTEN_DISABLED 0x0
#define FB_IRQEN_HBPINTEN 5
#define FM_IRQEN_HBPINTEN 0x20
#define FV_HBPINTEN_ENABLED 0x20
#define FV_HBPINTEN_DISABLED 0x0
#define FB_IRQEN_HSDINTEN 4
#define FM_IRQEN_HSDINTEN 0x10
#define FV_HSDINTEN_ENABLED 0x10
#define FV_HSDINTEN_DISABLED 0x0
#define FB_IRQEN_HPDINTEN 3
#define FM_IRQEN_HPDINTEN 0x8
#define FV_HPDINTEN_ENABLED 0x8
#define FV_HPDINTEN_DISABLED 0x0
#define FB_IRQEN_GPIO3INTEN 1
#define FM_IRQEN_GPIO3INTEN 0x2
#define FV_GPIO3INTEN_ENABLED 0x2
#define FV_GPIO3INTEN_DISABLED 0x0
#define FB_IRQEN_GPIO2INTEN 0
#define FM_IRQEN_GPIO2INTEN 0x1
#define FV_GPIO2INTEN_ENABLED 0x1
#define FV_GPIO2INTEN_DISABLED 0x0
#define IRQEN_GPIOINTEN_ENABLED 0x1
#define IRQEN_GPIOINTEN_DISABLED 0x0
// *** IRQMASK ***
#define FB_IRQMASK_THRMIM 6
#define FM_IRQMASK_THRMIM 0x40
#define FV_THRMIM_MASKED 0x0
#define FV_THRMIM_NOT_MASKED 0x40
#define FB_IRQMASK_HBPIM 5
#define FM_IRQMASK_HBPIM 0x20
#define FV_HBPIM_MASKED 0x0
#define FV_HBPIM_NOT_MASKED 0x20
#define FB_IRQMASK_HSDIM 4
#define FM_IRQMASK_HSDIM 0x10
#define FV_HSDIM_MASKED 0x0
#define FV_HSDIM_NOT_MASKED 0x10
#define FB_IRQMASK_HPDIM 3
#define FM_IRQMASK_HPDIM 0x8
#define FV_HPDIM_MASKED 0x0
#define FV_HPDIM_NOT_MASKED 0x8
#define FB_IRQMASK_GPIO3M 1
#define FM_IRQMASK_GPIO3M 0x2
#define FV_GPIO3M_MASKED 0x0
#define FV_GPIO3M_NOT_MASKED 0x2
#define FB_IRQMASK_GPIO2M 0
#define FM_IRQMASK_GPIO2M 0x1
#define FV_GPIO2M_MASKED 0x0
#define FV_GPIO2M_NOT_MASKED 0x1
#define IRQMASK_GPIOM_MASKED 0x0
#define IRQMASK_GPIOM_NOT_MASKED 0x1
// *** IRQSTAT ***
#define FB_IRQSTAT_THRMINT 6
#define FM_IRQSTAT_THRMINT 0x40
#define FV_THRMINT_INTERRUPTED 0x40
#define FV_THRMINT_NOT_INTERRUPTED 0x0
#define FB_IRQSTAT_HBPINT 5
#define FM_IRQSTAT_HBPINT 0x20
#define FV_HBPINT_INTERRUPTED 0x20
#define FV_HBPINT_NOT_INTERRUPTED 0x0
#define FB_IRQSTAT_HSDINT 4
#define FM_IRQSTAT_HSDINT 0x10
#define FV_HSDINT_INTERRUPTED 0x10
#define FV_HSDINT_NOT_INTERRUPTED 0x0
#define FB_IRQSTAT_HPDINT 3
#define FM_IRQSTAT_HPDINT 0x8
#define FV_HPDINT_INTERRUPTED 0x8
#define FV_HPDINT_NOT_INTERRUPTED 0x0
#define FB_IRQSTAT_GPIO3INT 1
#define FM_IRQSTAT_GPIO3INT 0x2
#define FV_GPIO3INT_INTERRUPTED 0x2
#define FV_GPIO3INT_NOT_INTERRUPTED 0x0
#define FB_IRQSTAT_GPIO2INT 0
#define FM_IRQSTAT_GPIO2INT 0x1
#define FV_GPIO2INT_INTERRUPTED 0x1
#define FV_GPIO2INT_NOT_INTERRUPTED 0x0
#define IRQSTAT_GPIOINT_INTERRUPTED 0x1
#define IRQSTAT_GPIOINT_NOT_INTERRUPTED 0x0
// *** DEVADD0 ***
#define FB_DEVADD0_DEVADD0 1
#define FM_DEVADD0_DEVADD0 0xFE
#define FB_DEVADD0_I2C_ADDRLK 0
#define FM_DEVADD0_I2C_ADDRLK 0x1
#define FV_I2C_ADDRLK_LOCK 0x1
// *** DEVID ***
#define FB_DEVID_DEV_ID 0
#define FM_DEVID_DEV_ID 0xFF
// *** DEVREV ***
#define FB_DEVREV_MAJ_REV 4
#define FM_DEVREV_MAJ_REV 0xF0
#define FB_DEVREV_MIN_REV 0
#define FM_DEVREV_MIN_REV 0xF
// *** PLLSTAT ***
#define FB_PLLSTAT_PLL2LK 1
#define FM_PLLSTAT_PLL2LK 0x2
#define FV_PLL2LK_LOCKED 0x2
#define FV_PLL2LK_UNLOCKED 0x0
#define FB_PLLSTAT_PLL1LK 0
#define FM_PLLSTAT_PLL1LK 0x1
#define FV_PLL1LK_LOCKED 0x1
#define FV_PLL1LK_UNLOCKED 0x0
#define PLLSTAT_PLLLK_LOCKED 0x1
#define PLLSTAT_PLLLK_UNLOCKED 0x0
// *** PLLCTL ***
#define FB_PLLCTL_PU_PLL2 7
#define FM_PLLCTL_PU_PLL2 0x80
#define FV_PU_PLL2_PWR_UP 0x80
#define FV_PU_PLL2_PWR_DWN 0x0
#define FB_PLLCTL_PU_PLL1 6
#define FM_PLLCTL_PU_PLL1 0x40
#define FV_PU_PLL1_PWR_UP 0x40
#define FV_PU_PLL1_PWR_DWN 0x0
#define FB_PLLCTL_PLL2CLKEN 5
#define FM_PLLCTL_PLL2CLKEN 0x20
#define FV_PLL2CLKEN_ENABLE 0x20
#define FV_PLL2CLKEN_DISABLE 0x0
#define FB_PLLCTL_PLL1CLKEN 4
#define FM_PLLCTL_PLL1CLKEN 0x10
#define FV_PLL1CLKEN_ENABLE 0x10
#define FV_PLL1CLKEN_DISABLE 0x0
#define FB_PLLCTL_BCLKSEL 2
#define FM_PLLCTL_BCLKSEL 0xC
#define FV_BCLKSEL_BCLK1 0x0
#define FV_BCLKSEL_BCLK2 0x4
#define FV_BCLKSEL_BCLK3 0x8
#define FB_PLLCTL_PLLISEL 0
#define FM_PLLCTL_PLLISEL 0x3
#define FV_PLLISEL_XTAL 0x0
#define FV_PLLISEL_MCLK1 0x1
#define FV_PLLISEL_MCLK2 0x2
#define FV_PLLISEL_BCLK 0x3
#define PLLCTL_PU_PLL_PWR_UP 0x1
#define PLLCTL_PU_PLL_PWR_DWN 0x0
#define PLLCTL_PLLCLKEN_ENABLE 0x1
#define PLLCTL_PLLCLKEN_DISABLE 0x0
// *** ISRC ***
#define FB_ISRC_IBR 2
#define FM_ISRC_IBR 0x4
#define FV_IBR_44PT1 0x0
#define FV_IBR_48 0x4
#define FB_ISRC_IBM 0
#define FM_ISRC_IBM 0x3
#define FV_IBM_0PT25 0x0
#define FV_IBM_0PT5 0x1
#define FV_IBM_1 0x2
#define FV_IBM_2 0x3
// *** SCLKCTL ***
#define FB_SCLKCTL_ASDM 6
#define FM_SCLKCTL_ASDM 0xC0
#define FV_ASDM_HALF 0x40
#define FV_ASDM_FULL 0x80
#define FV_ASDM_AUTO 0xC0
#define FB_SCLKCTL_DSDM 4
#define FM_SCLKCTL_DSDM 0x30
#define FV_DSDM_HALF 0x10
#define FV_DSDM_FULL 0x20
#define FV_DSDM_AUTO 0x30
// *** TIMEBASE ***
#define FB_TIMEBASE_TIMEBASE 0
#define FM_TIMEBASE_TIMEBASE 0xFF
// *** I2SCMC ***
#define FB_I2SCMC_BCMP3 4
#define FM_I2SCMC_BCMP3 0x30
#define FV_BCMP3_AUTO 0x0
#define FV_BCMP3_32X 0x10
#define FV_BCMP3_40X 0x20
#define FV_BCMP3_64X 0x30
#define FB_I2SCMC_BCMP2 2
#define FM_I2SCMC_BCMP2 0xC
#define FV_BCMP2_AUTO 0x0
#define FV_BCMP2_32X 0x4
#define FV_BCMP2_40X 0x8
#define FV_BCMP2_64X 0xC
#define FB_I2SCMC_BCMP1 0
#define FM_I2SCMC_BCMP1 0x3
#define FV_BCMP1_AUTO 0x0
#define FV_BCMP1_32X 0x1
#define FV_BCMP1_40X 0x2
#define FV_BCMP1_64X 0x3
#define I2SCMC_BCMP_AUTO 0x0
#define I2SCMC_BCMP_32X 0x1
#define I2SCMC_BCMP_40X 0x2
#define I2SCMC_BCMP_64X 0x3
// *** MCLK2PINC ***
#define FB_MCLK2PINC_SLEWOUT 4
#define FM_MCLK2PINC_SLEWOUT 0xF0
#define FB_MCLK2PINC_MCLK2IO 2
#define FM_MCLK2PINC_MCLK2IO 0x4
#define FV_MCLK2IO_INPUT 0x0
#define FV_MCLK2IO_OUTPUT 0x4
#define FB_MCLK2PINC_MCLK2OS 0
#define FM_MCLK2PINC_MCLK2OS 0x3
#define FV_MCLK2OS_24PT576 0x0
#define FV_MCLK2OS_22PT5792 0x1
#define FV_MCLK2OS_PLL2 0x2
// *** I2SPINC0 ***
#define FB_I2SPINC0_SDO3TRI 7
#define FM_I2SPINC0_SDO3TRI 0x80
#define FB_I2SPINC0_SDO2TRI 6
#define FM_I2SPINC0_SDO2TRI 0x40
#define FB_I2SPINC0_SDO1TRI 5
#define FM_I2SPINC0_SDO1TRI 0x20
#define FB_I2SPINC0_PCM3TRI 2
#define FM_I2SPINC0_PCM3TRI 0x4
#define FB_I2SPINC0_PCM2TRI 1
#define FM_I2SPINC0_PCM2TRI 0x2
#define FB_I2SPINC0_PCM1TRI 0
#define FM_I2SPINC0_PCM1TRI 0x1
// *** I2SPINC1 ***
#define FB_I2SPINC1_SDO3PDD 2
#define FM_I2SPINC1_SDO3PDD 0x4
#define FB_I2SPINC1_SDO2PDD 1
#define FM_I2SPINC1_SDO2PDD 0x2
#define FB_I2SPINC1_SDO1PDD 0
#define FM_I2SPINC1_SDO1PDD 0x1
// *** I2SPINC2 ***
#define FB_I2SPINC2_LR3PDD 5
#define FM_I2SPINC2_LR3PDD 0x20
#define FB_I2SPINC2_BC3PDD 4
#define FM_I2SPINC2_BC3PDD 0x10
#define FB_I2SPINC2_LR2PDD 3
#define FM_I2SPINC2_LR2PDD 0x8
#define FB_I2SPINC2_BC2PDD 2
#define FM_I2SPINC2_BC2PDD 0x4
#define FB_I2SPINC2_LR1PDD 1
#define FM_I2SPINC2_LR1PDD 0x2
#define FB_I2SPINC2_BC1PDD 0
#define FM_I2SPINC2_BC1PDD 0x1
// *** GPIOCTL0 ***
#define FB_GPIOCTL0_GPIO3INTP 7
#define FM_GPIOCTL0_GPIO3INTP 0x80
#define FB_GPIOCTL0_GPIO2INTP 6
#define FM_GPIOCTL0_GPIO2INTP 0x40
#define FB_GPIOCTL0_GPIO3CFG 5
#define FM_GPIOCTL0_GPIO3CFG 0x20
#define FB_GPIOCTL0_GPIO2CFG 4
#define FM_GPIOCTL0_GPIO2CFG 0x10
#define FB_GPIOCTL0_GPIO3IO 3
#define FM_GPIOCTL0_GPIO3IO 0x8
#define FB_GPIOCTL0_GPIO2IO 2
#define FM_GPIOCTL0_GPIO2IO 0x4
#define FB_GPIOCTL0_GPIO1IO 1
#define FM_GPIOCTL0_GPIO1IO 0x2
#define FB_GPIOCTL0_GPIO0IO 0
#define FM_GPIOCTL0_GPIO0IO 0x1
// *** GPIOCTL1 ***
#define FB_GPIOCTL1_GPIO3 7
#define FM_GPIOCTL1_GPIO3 0x80
#define FB_GPIOCTL1_GPIO2 6
#define FM_GPIOCTL1_GPIO2 0x40
#define FB_GPIOCTL1_GPIO1 5
#define FM_GPIOCTL1_GPIO1 0x20
#define FB_GPIOCTL1_GPIO0 4
#define FM_GPIOCTL1_GPIO0 0x10
#define FB_GPIOCTL1_GPIO3RD 3
#define FM_GPIOCTL1_GPIO3RD 0x8
#define FB_GPIOCTL1_GPIO2RD 2
#define FM_GPIOCTL1_GPIO2RD 0x4
#define FB_GPIOCTL1_GPIO1RD 1
#define FM_GPIOCTL1_GPIO1RD 0x2
#define FB_GPIOCTL1_GPIO0RD 0
#define FM_GPIOCTL1_GPIO0RD 0x1
// *** ASRC ***
#define FB_ASRC_ASRCOBW 7
#define FM_ASRC_ASRCOBW 0x80
#define FB_ASRC_ASRCIBW 6
#define FM_ASRC_ASRCIBW 0x40
#define FB_ASRC_ASRCOB 5
#define FM_ASRC_ASRCOB 0x20
#define FV_ASRCOB_ACTIVE 0x0
#define FV_ASRCOB_BYPASSED 0x20
#define FB_ASRC_ASRCIB 4
#define FM_ASRC_ASRCIB 0x10
#define FV_ASRCIB_ACTIVE 0x0
#define FV_ASRCIB_BYPASSED 0x10
#define FB_ASRC_ASRCOL 3
#define FM_ASRC_ASRCOL 0x8
#define FB_ASRC_ASRCIL 2
#define FM_ASRC_ASRCIL 0x4
// *** TDMCTL0 ***
#define FB_TDMCTL0_TDMMD 2
#define FM_TDMCTL0_TDMMD 0x4
#define FV_TDMMD_200 0x0
#define FV_TDMMD_256 0x4
#define FB_TDMCTL0_SLSYNC 1
#define FM_TDMCTL0_SLSYNC 0x2
#define FV_SLSYNC_SHORT 0x0
#define FV_SLSYNC_LONG 0x2
#define FB_TDMCTL0_BDELAY 0
#define FM_TDMCTL0_BDELAY 0x1
#define FV_BDELAY_NO_DELAY 0x0
#define FV_BDELAY_1BCLK_DELAY 0x1
// *** TDMCTL1 ***
#define FB_TDMCTL1_TDMSO 5
#define FM_TDMCTL1_TDMSO 0x60
#define FV_TDMSO_2 0x0
#define FV_TDMSO_4 0x20
#define FV_TDMSO_6 0x40
#define FB_TDMCTL1_TDMDSS 3
#define FM_TDMCTL1_TDMDSS 0x18
#define FV_TDMDSS_16 0x0
#define FV_TDMDSS_24 0x10
#define FV_TDMDSS_32 0x18
#define FB_TDMCTL1_TDMSI 0
#define FM_TDMCTL1_TDMSI 0x3
#define FV_TDMSI_2 0x0
#define FV_TDMSI_4 0x1
#define FV_TDMSI_6 0x2
// *** PWRM0 ***
#define FB_PWRM0_INPROC3PU 6
#define FM_PWRM0_INPROC3PU 0x40
#define FB_PWRM0_INPROC2PU 5
#define FM_PWRM0_INPROC2PU 0x20
#define FB_PWRM0_INPROC1PU 4
#define FM_PWRM0_INPROC1PU 0x10
#define FB_PWRM0_INPROC0PU 3
#define FM_PWRM0_INPROC0PU 0x8
#define FB_PWRM0_MICB2PU 2
#define FM_PWRM0_MICB2PU 0x4
#define FB_PWRM0_MICB1PU 1
#define FM_PWRM0_MICB1PU 0x2
#define FB_PWRM0_MCLKPEN 0
#define FM_PWRM0_MCLKPEN 0x1
// *** PWRM1 ***
#define FB_PWRM1_SUBPU 7
#define FM_PWRM1_SUBPU 0x80
#define FB_PWRM1_HPLPU 6
#define FM_PWRM1_HPLPU 0x40
#define FB_PWRM1_HPRPU 5
#define FM_PWRM1_HPRPU 0x20
#define FB_PWRM1_SPKLPU 4
#define FM_PWRM1_SPKLPU 0x10
#define FB_PWRM1_SPKRPU 3
#define FM_PWRM1_SPKRPU 0x8
#define FB_PWRM1_D2S2PU 2
#define FM_PWRM1_D2S2PU 0x4
#define FB_PWRM1_D2S1PU 1
#define FM_PWRM1_D2S1PU 0x2
#define FB_PWRM1_VREFPU 0
#define FM_PWRM1_VREFPU 0x1
// *** PWRM2 ***
#define FB_PWRM2_I2S3OPU 5
#define FM_PWRM2_I2S3OPU 0x20
#define FV_I2S3OPU_PWR_DOWN 0x0
#define FV_I2S3OPU_PWR_UP 0x20
#define FB_PWRM2_I2S2OPU 4
#define FM_PWRM2_I2S2OPU 0x10
#define FV_I2S2OPU_PWR_DOWN 0x0
#define FV_I2S2OPU_PWR_UP 0x10
#define FB_PWRM2_I2S1OPU 3
#define FM_PWRM2_I2S1OPU 0x8
#define FV_I2S1OPU_PWR_DOWN 0x0
#define FV_I2S1OPU_PWR_UP 0x8
#define FB_PWRM2_I2S3IPU 2
#define FM_PWRM2_I2S3IPU 0x4
#define FV_I2S3IPU_PWR_DOWN 0x0
#define FV_I2S3IPU_PWR_UP 0x4
#define FB_PWRM2_I2S2IPU 1