Skip to content
View bpmasc's full-sized avatar

Block or report bpmasc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
20 stars written in Python
Clear filter

Scots Army Knife for electronics

Python 1,947 190 Updated Jan 20, 2025

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,864 530 Updated Jan 19, 2025

A modern hardware definition language and toolchain based on Python

Python 1,612 175 Updated Dec 16, 2024

Embedded Rust device crates for STM32 microcontrollers

Python 1,365 228 Updated Jan 19, 2025

Deep Object Pose Estimation (DOPE) – ROS inference (CoRL 2018)

Python 1,045 289 Updated Aug 30, 2024

artisan: visual scope for coffee roasters

Python 971 261 Updated Jan 19, 2025

A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen

Python 664 58 Updated Jan 8, 2022

Bring Deep Learning to small devices

Python 248 86 Updated Apr 22, 2021

free autopilot for sailboats written in python supporting signalk

Python 241 101 Updated Jul 13, 2024

📡 Virgo: A Versatile Spectrometer for Radio Astronomy

Python 159 23 Updated Jul 23, 2023

Some scripts for helping with library development

Python 129 92 Updated Oct 3, 2020

Board definitions for Amaranth HDL

Python 108 110 Updated Dec 21, 2024

Resource-efficient 16-bit CPU architecture for FPGA control plane

Python 93 5 Updated Nov 25, 2023

Spectroscopy lock application using RedPitaya

Python 76 20 Updated Oct 18, 2024

LinuxCNC / Machinekit and EtherCAT notes.

Python 59 24 Updated Dec 19, 2022

Board and connector definition files for nMigen

Python 30 13 Updated Sep 22, 2020

Software control for CASPER FPGAs

Python 17 26 Updated Jun 1, 2024

Visualisatin for Clarke and Park Transforms

Python 11 6 Updated Mar 14, 2019

Python code to generate AXI4Lite VHDL register interfaces and Interconnect from a XML memory map specification.

Python 5 3 Updated Aug 22, 2024

Resource-efficient 16-bit CPU architecture for FPGA control plane

Python 3 Updated Dec 26, 2018