Skip to content
View chenzx's full-sized avatar
🎯
Focusing
🎯
Focusing
76 followers · 100 following
  • Shanghai, China

Block or report chenzx

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

4 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,345 794 Updated Jun 27, 2024

nvdla / hw

RTL, Cmodel, and testbench for NVDLA

Verilog 1,830 581 Updated Mar 2, 2022

vortexgpgpu / vortex

Verilog 1,435 301 Updated Mar 13, 2025

mmicko / enigmaFPGA

Enigma in FPGA

Verilog 29 3 Updated May 18, 2019

Starred topics