Skip to content
View deanyou's full-sized avatar
2 followers · 9 following
  • china

Block or report deanyou

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

XUANTIE-RV / wujian100_open

IC design and development should be faster，simpler and more reliable

Verilog 1,884 575 Updated Dec 31, 2021

dslu7733 / verilog

Verilog 14 7 Updated Mar 4, 2020

andrea4g / low_power_contest

Master degree project for Synthesis and Optimization of Digital Systems

Verilog 3 1 Updated Feb 16, 2018