Commits

Branch selector

 156f761

User selector

All users

Datepicker

All time

Commit History

Commits on May 4, 2018

• [MachineLICM] Debug intrinsics shouldn't affect hoist decisions

  Show description for 156f761
  geoffberry

  committed
  156f761

  Copy full SHA for 156f761

• [ObjCARC] Account for catchswitch in bitcast insertion

  Show description for b90f003
  smeenai

  committed
  b90f003

  Copy full SHA for b90f003

• Fast Math Flag mapping into SDNode

  Show description for eb53cf7
  

  Michael Berg

  committed
  eb53cf7

  Copy full SHA for eb53cf7

• [X86] Add WriteEMMS scheduler class

  Show description for 3571b4d
  RKSimon

  committed
  3571b4d

  Copy full SHA for 3571b4d

• [X86] Finish splitting WriteVecShift and WriteVecIMul to remove InstRW overrides.

  Show description for 512e46b
  RKSimon

  committed
  512e46b

  Copy full SHA for 512e46b

• [LoopIdiomRecognize] Don't create an IRBuilder just to call getTrue/getFalse.

  Show description for 671262c
  topperc

  committed
  671262c

  Copy full SHA for 671262c

• [AArch64] Add missing testcase for r331522

  Show description for dbaf52b
  zatrazz

  committed
  dbaf52b

  Copy full SHA for dbaf52b

• [llvm-mca] Add descriptive names for the TimelineView report characters. NFC.

  Show description for 5646bfe
  

  Matt Davis

  authored and

  Matt Davis

  committed
  5646bfe

  Copy full SHA for 5646bfe

• Object: The default alignment of a section without alignment flags is 16.

  Show description for 1f43829
  pcc

  committed
  1f43829

  Copy full SHA for 1f43829

• obj2yaml: Correctly round-trip default alignment.

  Show description for c0d9a0b
  pcc

  committed
  c0d9a0b

  Copy full SHA for c0d9a0b

• DwarfCompileUnit: Fix another assertion failure on malformed input

  Show description for a244d9e
  adrian-prantl

  committed
  a244d9e

  Copy full SHA for a244d9e

• [llvm-exegesis] Fix pfm counter names for BDW.

  Show description for 60248da
  legrosbuffle

  committed
  60248da

  Copy full SHA for 60248da

• [X86] Cleanup SchedWriteFMA classes and use X86SchedWriteWidths directly.

  Show description for 43fbec5
  RKSimon

  committed
  43fbec5

  Copy full SHA for 43fbec5

• [bindings/go] Add Go bindings for volatile loads/stores

  Show description for 3847aa0
  davidbolvansky

  committed
  3847aa0

  Copy full SHA for 3847aa0

• [Hexagon] Remove leftover debugging code after r331527

  Show description for adb4ffc
  

  Krzysztof Parzyszek

  committed
  adb4ffc

  Copy full SHA for adb4ffc

• [Hexagon] Handle non-immediate constants in HexagonSplitDouble

  Show description for 6664841
  

  Krzysztof Parzyszek

  committed
  6664841

  Copy full SHA for 6664841

• [mips] Correct the predicates of sign extension instructions

  Show description for aff0c11
  

  Simon Dardis

  committed
  aff0c11

  Copy full SHA for aff0c11

• [X86] Add WriteVecMOVMSKY scheduler class

  Show description for 3ca5f74
  RKSimon

  committed
  3ca5f74

  Copy full SHA for 3ca5f74

• [AArch64] Custom Lower MULLH{S,U} for v16i8, v8i16, and v4i32

  Show description for e7b4c7b
  zatrazz

  committed
  e7b4c7b

  Copy full SHA for e7b4c7b

• [Hexagon] Skip reserved physical registers when updating liveness

  Show description for 1a966b8
  

  Krzysztof Parzyszek

  committed
  1a966b8

  Copy full SHA for 1a966b8

• [llvm-mca] use colors for warnings and notes generated by InstrBuilder.

  Show description for f6d466f
  

  Andrea Di Biagio

  authored and

  Andrea Di Biagio

  committed
  f6d466f

  Copy full SHA for f6d466f

• [llvm-mca] remove unused argument from method InstrBuilder::createInstrDescImpl.

  Show description for f501530
  

  Andrea Di Biagio

  authored and

  Andrea Di Biagio

  committed
  f501530

  Copy full SHA for f501530

• [X86] Add SchedWriteFRnd fp rounding scheduler classes

  Show description for 771e0a5
  RKSimon

  committed
  771e0a5

  Copy full SHA for 771e0a5

• [X86] Add test case for PR30290s failing behaviour

  Show description for fac3f32
  jmorse

  committed
  fac3f32

  Copy full SHA for fac3f32

• Word wrap a test-file comment to 80 columns

  Show description for 23c1e93
  jmorse

  committed
  23c1e93

  Copy full SHA for 23c1e93

• [SelectionDAG] Refactor code by adding RegsForValue::getRegsAndSizes(). NFCI

  Show description for 6542d54
  bjope

  committed
  6542d54

  Copy full SHA for 6542d54

• [RegUsageInfoCollector] Bugfix for handling of register aliases.

  Show description for cac7859
  JonPsson

  committed
  cac7859

  Copy full SHA for cac7859

• [IRCE] Fix misuse of dyn_cast which leads to UB

  Show description for db587a4
  

  Max Kazantsev

  committed
  db587a4

  Copy full SHA for db587a4

• [XRay][compiler-rt+docs] Introduce __xray_log_init_mode(...).

  Show description for de00b9f
  deanberris

  committed
  de00b9f

  Copy full SHA for de00b9f

• [MachineCSE] Rewrite a loop checking if a block is in a set of blocks without using a set. NFC.

  Show description for 53458b4
  

  Michael Zolotukhin

  committed
  53458b4

  Copy full SHA for 53458b4

• [LoopIdiomRecognize] Replace more unchecked dyn_casts with cast.

  Show description for eecfb9c
  topperc

  committed
  eecfb9c

  Copy full SHA for eecfb9c

• [LoopIdiomRecognize] Use a regular array instead of a SmallVector and explicit ArrayRef.

  Show description for 928cd2f
  topperc

  committed
  928cd2f

  Copy full SHA for 928cd2f

• [LoopIdiomRecognize] Turn two uncheck dyn_casts into regular casts.

  Show description for 41532ee
  topperc

  committed
  41532ee

  Copy full SHA for 41532ee

Commits on May 3, 2018

• [LoopIdiomRecognize] Add a test case to show incorrect transformation of an infinite loop with side effets into a countable loop using ctlz.

  Show description for 013b5ae
  topperc

  committed
  013b5ae

  Copy full SHA for 013b5ae

• AMDGPU: Make getSubRegFromChannel a static member of AMDGPURegisterInfo

  Show description for 220e35c
  tstellar

  committed
  220e35c

  Copy full SHA for 220e35c

Pagination

Previous

Next