Skip to content
View fjhenigman's full-sized avatar

Block or report fjhenigman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

SimH simulator emulator fork with Control Panels and Visual devices. IBM 650, IBM NORC, IBM 701, IBM 360, SWTPC 6800, Ferranti Mark I, HP 2100

C 66 8 Updated Aug 26, 2024

Assembler for MSP430, dsPIC, ARM, MIPS, 65xx, 68000, 8051/8052, Atmel AVR8, and others.

C++ 299 50 Updated Dec 29, 2024

Turbo9 - Pipelined 6809 Microprocessor IP

Verilog 151 8 Updated Oct 7, 2024
JavaScript 8 Updated Jul 16, 2023

Schematic diagrams for Nutting Computer Space, single player version. These are the full design files and PCB scans used to create them.

10 1 Updated May 2, 2018

VLIW RISC CPU demo for ORConf 23 Bluespec Lightning Talk

Bluespec 6 1 Updated Sep 16, 2023

Low-cost LS/FS/HS USB sniffer with Wireshark interface

C 887 108 Updated May 17, 2024

NTSC encoding/decoding in C89 using only integers and fixed point math. Supports NES decoding. Can be used as an image filter for games or real-time applications.

C 464 30 Updated Nov 7, 2024

Portable Forth in C

C 605 102 Updated Jan 2, 2025

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Python 1,855 527 Updated Jan 2, 2025

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

C++ 376 68 Updated Dec 7, 2024