Skip to content

Verilog model and simulator (emulator) for the Gigatron TTL microcomputer .

License

Notifications You must be signed in to change notification settings

hsnaves/gigatron

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

16 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FPGA implementation of the Gigatron TTL microprocessor

Required software

  • Verilator;
  • SDL2 development files;
  • Extra utilities: wget, and hexdump.

Building the code

To build and simulate the computer using Verilator, just type:

make

To clean the repository, type

make clean

Overview of the repository

  • The directory data contains the ROM file for the Gigatron computer;
  • The directory rtl contains of the Verilog code for the Gigatron TTL cpu;
  • The directory emulator contains a Gigatron emulator written in C language;
  • The Verilator code can be found inside tests;

About

Verilog model and simulator (emulator) for the Gigatron TTL microcomputer .

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published