forked from torvalds/linux
-
Notifications
You must be signed in to change notification settings - Fork 1
/
pinctrl-thunderbay.c
1302 lines (1131 loc) · 38.8 KB
/
pinctrl-thunderbay.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0
/*
* Intel Thunder Bay SOC pinctrl/GPIO driver
*
* Copyright (C) 2021 Intel Corporation
*/
#include <linux/device.h>
#include <linux/err.h>
#include <linux/gpio/driver.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include "core.h"
#include "pinconf.h"
#include "pinctrl-utils.h"
#include "pinmux.h"
/* Bit 0:2 and 4:6 should be used for mode selection */
#define THB_GPIO_PINMUX_MODE_0 0x00
#define THB_GPIO_PINMUX_MODE_1 0x11
#define THB_GPIO_PINMUX_MODE_2 0x22
#define THB_GPIO_PINMUX_MODE_3 0x33
#define THB_GPIO_PINMUX_MODE_4 0x44
#define THB_GPIO_PORT_SELECT_MASK BIT(8)
#define THB_GPIO_PAD_DIRECTION_MASK BIT(10)
#define THB_GPIO_SPU_MASK BIT(11)
#define THB_GPIO_PULL_ENABLE_MASK BIT(12)
#define THB_GPIO_PULL_UP_MASK BIT(13)
#define THB_GPIO_PULL_DOWN_MASK BIT(14)
#define THB_GPIO_ENAQ_MASK BIT(15)
/* bit 16-19: Drive Strength for the Pad */
#define THB_GPIO_DRIVE_STRENGTH_MASK (0xF0000)
#define THB_GPIO_SLEW_RATE_MASK BIT(20)
#define THB_GPIO_SCHMITT_TRIGGER_MASK BIT(21)
#define THB_GPIO_REG_OFFSET(pin_num) ((pin_num) * (0x4))
#define THB_MAX_MODE_SUPPORTED (5u)
#define THB_MAX_NPINS_SUPPORTED (67u)
/* store Pin status */
static u32 thb_pinx_status[THB_MAX_NPINS_SUPPORTED];
struct thunderbay_mux_desc {
u8 mode;
const char *name;
};
#define THUNDERBAY_PIN_DESC(pin_number, pin_name, ...) { \
.number = pin_number, \
.name = pin_name, \
.drv_data = &(struct thunderbay_mux_desc[]) { \
__VA_ARGS__, { } }, \
}
#define THUNDERBAY_MUX(pin_mode, pin_function) { \
.mode = pin_mode, \
.name = pin_function, \
}
struct thunderbay_pin_soc {
const struct pinctrl_pin_desc *pins;
unsigned int npins;
};
/**
* struct thunderbay_pinctrl - Intel Thunderbay pinctrl structure
* @pctrl: Pointer to the pin controller device
* @base0: First register base address
* @dev: Pointer to the device structure
* @chip: GPIO chip used by this pin controller
* @soc: Pin control configuration data based on SoC
* @ngroups: Number of pin groups available
* @nfuncs: Number of pin functions available
*/
struct thunderbay_pinctrl {
struct pinctrl_dev *pctrl;
void __iomem *base0;
struct device *dev;
struct gpio_chip chip;
const struct thunderbay_pin_soc *soc;
unsigned int ngroups;
unsigned int nfuncs;
};
static const struct pinctrl_pin_desc thunderbay_pins[] = {
THUNDERBAY_PIN_DESC(0, "GPIO0",
THUNDERBAY_MUX(0X0, "I2C0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(1, "GPIO1",
THUNDERBAY_MUX(0X0, "I2C0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(2, "GPIO2",
THUNDERBAY_MUX(0X0, "I2C1_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(3, "GPIO3",
THUNDERBAY_MUX(0X0, "I2C1_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(4, "GPIO4",
THUNDERBAY_MUX(0X0, "I2C2_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(5, "GPIO5",
THUNDERBAY_MUX(0X0, "I2C2_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(6, "GPIO6",
THUNDERBAY_MUX(0X0, "I2C3_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(7, "GPIO7",
THUNDERBAY_MUX(0X0, "I2C3_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(8, "GPIO8",
THUNDERBAY_MUX(0X0, "I2C4_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(9, "GPIO9",
THUNDERBAY_MUX(0X0, "I2C4_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(10, "GPIO10",
THUNDERBAY_MUX(0X0, "UART0_M0"),
THUNDERBAY_MUX(0X1, "RT0_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(11, "GPIO11",
THUNDERBAY_MUX(0X0, "UART0_M0"),
THUNDERBAY_MUX(0X1, "RT0_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(12, "GPIO12",
THUNDERBAY_MUX(0X0, "UART0_M0"),
THUNDERBAY_MUX(0X1, "RT1_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(13, "GPIO13",
THUNDERBAY_MUX(0X0, "UART0_M0"),
THUNDERBAY_MUX(0X1, "RT1_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(14, "GPIO14",
THUNDERBAY_MUX(0X0, "UART1_M0"),
THUNDERBAY_MUX(0X1, "RT2_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "TRIGGER_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(15, "GPIO15",
THUNDERBAY_MUX(0X0, "UART1_M0"),
THUNDERBAY_MUX(0X1, "RT2_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "TRIGGER_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(16, "GPIO16",
THUNDERBAY_MUX(0X0, "UART1_M0"),
THUNDERBAY_MUX(0X1, "RT3_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(17, "GPIO17",
THUNDERBAY_MUX(0X0, "UART1_M0"),
THUNDERBAY_MUX(0X1, "RT3_DSU_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(18, "GPIO18",
THUNDERBAY_MUX(0X0, "SPI0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(19, "GPIO19",
THUNDERBAY_MUX(0X0, "SPI0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(20, "GPIO20",
THUNDERBAY_MUX(0X0, "SPI0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "TPIU_TRACE_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(21, "GPIO21",
THUNDERBAY_MUX(0X0, "SPI0_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "TPIU_TRACE_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(22, "GPIO22",
THUNDERBAY_MUX(0X0, "SPI1_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M0"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(23, "GPIO23",
THUNDERBAY_MUX(0X0, "SPI1_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(24, "GPIO24",
THUNDERBAY_MUX(0X0, "SPI1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_TRACE_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(25, "GPIO25",
THUNDERBAY_MUX(0X0, "SPI1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_TRACE_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(26, "GPIO26",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(27, "GPIO27",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(28, "GPIO28",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(29, "GPIO29",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(30, "GPIO30",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(31, "GPIO31",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(32, "GPIO32",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(33, "GPIO33",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(34, "GPIO34",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DIG_VIEW_0"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(35, "GPIO35",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DIG_VIEW_1"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(36, "GPIO36",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_0"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(37, "GPIO37",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_1"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(38, "GPIO38",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_2"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(39, "GPIO39",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(40, "GPIO40",
THUNDERBAY_MUX(0X0, "ETHER0_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(41, "GPIO41",
THUNDERBAY_MUX(0X0, "POWER_INTERRUPT_MAX_PLATFORM_POWER_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(42, "GPIO42",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(43, "GPIO43",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(44, "GPIO44",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(45, "GPIO45",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(46, "GPIO46",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(47, "GPIO47",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(48, "GPIO48",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(49, "GPIO49",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DEBUG_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(50, "GPIO50",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DIG_VIEW_0"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(51, "GPIO51",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "DIG_VIEW_1"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(52, "GPIO52",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_0"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(53, "GPIO53",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_1"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(54, "GPIO54",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_2"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(55, "GPIO55",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "CPR_IO_OUT_CLK_3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(56, "GPIO56",
THUNDERBAY_MUX(0X0, "ETHER1_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "POWER_INTERRUPT_ICCMAX_VDDD_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(57, "GPIO57",
THUNDERBAY_MUX(0X0, "POWER_INTERRUPT_ICCMAX_VPU_M0"),
THUNDERBAY_MUX(0X1, "TPIU_DATA_M1"),
THUNDERBAY_MUX(0X2, "TPIU_DATA_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(58, "GPIO58",
THUNDERBAY_MUX(0X0, "THERMTRIP_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(59, "GPIO59",
THUNDERBAY_MUX(0X0, "THERMTRIP_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(60, "GPIO60",
THUNDERBAY_MUX(0X0, "SMBUS_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(61, "GPIO61",
THUNDERBAY_MUX(0X0, "SMBUS_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "POWER_INTERRUPT_ICCMAX_VDDD_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(62, "GPIO62",
THUNDERBAY_MUX(0X0, "PLATFORM_RESET_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(63, "GPIO63",
THUNDERBAY_MUX(0X0, "PLATFORM_RESET_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(64, "GPIO64",
THUNDERBAY_MUX(0X0, "PLATFORM_SHUTDOWN_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(65, "GPIO65",
THUNDERBAY_MUX(0X0, "PLATFORM_SHUTDOWN_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
THUNDERBAY_PIN_DESC(66, "GPIO66",
THUNDERBAY_MUX(0X0, "POWER_INTERRUPT_ICCMAX_MEDIA_M0"),
THUNDERBAY_MUX(0X1, "EMPTY_M1"),
THUNDERBAY_MUX(0X2, "EMPTY_M2"),
THUNDERBAY_MUX(0X3, "EMPTY_M3"),
THUNDERBAY_MUX(0X4, "GPIO_M4")),
};
static const struct thunderbay_pin_soc thunderbay_data = {
.pins = thunderbay_pins,
.npins = ARRAY_SIZE(thunderbay_pins),
};
static u32 thb_gpio_read_reg(struct gpio_chip *chip, unsigned int pinnr)
{
struct thunderbay_pinctrl *tpc = gpiochip_get_data(chip);
return readl(tpc->base0 + THB_GPIO_REG_OFFSET(pinnr));
}
static u32 thb_gpio_write_reg(struct gpio_chip *chip, unsigned int pinnr, u32 value)
{
struct thunderbay_pinctrl *tpc = gpiochip_get_data(chip);
writel(value, (tpc->base0 + THB_GPIO_REG_OFFSET(pinnr)));
return 0;
}
static int thb_read_gpio_data(struct gpio_chip *chip, unsigned int offset, unsigned int pad_dir)
{
int data_offset;
u32 data_reg;
/* as per GPIO Spec = pad_dir 0:input, 1:output */
data_offset = 0x2000u + (offset / 32);
if (!pad_dir)
data_offset += 4;
data_reg = thb_gpio_read_reg(chip, data_offset);
return data_reg & BIT(offset % 32);
}
static int thb_write_gpio_data(struct gpio_chip *chip, unsigned int offset, unsigned int value)
{
int data_offset;
u32 data_reg;
data_offset = 0x2000u + (offset / 32);
data_reg = thb_gpio_read_reg(chip, data_offset);
if (value > 0)
data_reg |= BIT(offset % 32);
else
data_reg &= ~BIT(offset % 32);
return thb_gpio_write_reg(chip, data_offset, data_reg);
}
static int thunderbay_gpio_get_direction(struct gpio_chip *chip, unsigned int offset)
{
u32 reg = thb_gpio_read_reg(chip, offset);
/* Return direction only if configured as GPIO else negative error */
if (reg & THB_GPIO_PORT_SELECT_MASK)
return !(reg & THB_GPIO_PAD_DIRECTION_MASK);
return -EINVAL;
}
static int thunderbay_gpio_set_direction_input(struct gpio_chip *chip, unsigned int offset)
{
u32 reg = thb_gpio_read_reg(chip, offset);
/* set pin as input only if it is GPIO else error */
if (reg & THB_GPIO_PORT_SELECT_MASK) {
reg &= (~THB_GPIO_PAD_DIRECTION_MASK);
thb_gpio_write_reg(chip, offset, reg);
return 0;
}
return -EINVAL;
}
static void thunderbay_gpio_set_value(struct gpio_chip *chip, unsigned int offset, int value)
{
u32 reg = thb_gpio_read_reg(chip, offset);
/* update pin value only if it is GPIO-output else error */
if ((reg & THB_GPIO_PORT_SELECT_MASK) && (reg & THB_GPIO_PAD_DIRECTION_MASK))
thb_write_gpio_data(chip, offset, value);
}
static int thunderbay_gpio_set_direction_output(struct gpio_chip *chip,
unsigned int offset, int value)
{
u32 reg = thb_gpio_read_reg(chip, offset);
/* set pin as output only if it is GPIO else error */
if (reg & THB_GPIO_PORT_SELECT_MASK) {
reg |= THB_GPIO_PAD_DIRECTION_MASK;
thb_gpio_write_reg(chip, offset, reg);
thunderbay_gpio_set_value(chip, offset, value);
return 0;
}
return -EINVAL;
}
static int thunderbay_gpio_get_value(struct gpio_chip *chip, unsigned int offset)
{
u32 reg = thb_gpio_read_reg(chip, offset);
int gpio_dir = 0;
/* Read pin value only if it is GPIO else error */
if (reg & THB_GPIO_PORT_SELECT_MASK) {
/* 0=in, 1=out */
gpio_dir = (reg & THB_GPIO_PAD_DIRECTION_MASK) > 0;
/* Returns negative value when pin is configured as PORT */
return thb_read_gpio_data(chip, offset, gpio_dir);
}
return -EINVAL;
}
static int thunderbay_gpiochip_probe(struct thunderbay_pinctrl *tpc)
{
struct gpio_chip *chip = &tpc->chip;
int ret;
chip->label = dev_name(tpc->dev);
chip->parent = tpc->dev;
chip->request = gpiochip_generic_request;
chip->free = gpiochip_generic_free;
chip->get_direction = thunderbay_gpio_get_direction;
chip->direction_input = thunderbay_gpio_set_direction_input;
chip->direction_output = thunderbay_gpio_set_direction_output;
chip->get = thunderbay_gpio_get_value;
chip->set = thunderbay_gpio_set_value;
chip->set_config = gpiochip_generic_config;
/* identifies the first GPIO number handled by this chip; or,
* if negative during registration, requests dynamic ID allocation.
* Please pass -1 as base to let gpiolib select the chip base in all possible cases.
* We want to get rid of the static GPIO number space in the long run.
*/
chip->base = -1;
/* Number of GPIOs handled by this controller; the last GPIO handled is (base + ngpio - 1)*/
chip->ngpio = THB_MAX_NPINS_SUPPORTED;
/* Register/add Thunder Bay GPIO chip with Linux framework */
ret = gpiochip_add_data(chip, tpc);
if (ret)
dev_err(tpc->dev, "Failed to add gpiochip\n");
return ret;
}
static int thunderbay_request_gpio(struct pinctrl_dev *pctldev,
struct pinctrl_gpio_range *range,
unsigned int pin)
{
struct thunderbay_pinctrl *tpc = pinctrl_dev_get_drvdata(pctldev);
struct gpio_chip *chip = &tpc->chip;
u32 reg = 0;
if (thb_pinx_status[pin] == 0u) {
reg = thb_gpio_read_reg(chip, pin);
/* Updates PIN configuration as GPIO and sets GPIO to MODE-4*/
reg |= (THB_GPIO_PORT_SELECT_MASK | THB_GPIO_PINMUX_MODE_4);
thb_gpio_write_reg(chip, pin, reg);
/* update pin status as busy */
thb_pinx_status[pin] = 1u;
return 0;
}
return -EINVAL;
}
static void thunderbay_free_gpio(struct pinctrl_dev *pctldev,
struct pinctrl_gpio_range *range,
unsigned int pin)
{
struct thunderbay_pinctrl *tpc = pinctrl_dev_get_drvdata(pctldev);
struct gpio_chip *chip = &tpc->chip;
u32 reg = 0;
if (thb_pinx_status[pin] == 1u) {
reg = thb_gpio_read_reg(chip, pin);
/* Updates PIN configuration from GPIO to PORT */
reg &= (~THB_GPIO_PORT_SELECT_MASK);
/* Change Port/gpio mode to default mode-0 */
reg &= (~THB_GPIO_PINMUX_MODE_4);
thb_gpio_write_reg(chip, pin, reg);
/* update pin status as free */
thb_pinx_status[pin] = 0u;
}
}
static int thb_pinctrl_set_mux(struct pinctrl_dev *pctldev,
unsigned int func_select, unsigned int group_select)
{
struct thunderbay_pinctrl *tpc = pinctrl_dev_get_drvdata(pctldev);
struct gpio_chip *chip = &tpc->chip;
struct function_desc *function;
unsigned int i, pin_mode;
struct group_desc *group;
int ret = -EINVAL;
u32 reg = 0u;
group = pinctrl_generic_get_group(pctldev, group_select);
if (!group)
return -EINVAL;
function = pinmux_generic_get_function(pctldev, func_select);
if (!function)
return -EINVAL;
pin_mode = *(unsigned int *)(function->data);
/* Change modes for pins in the selected group */
for (i = 0; i < group->num_pins; i++) {
reg = thb_gpio_read_reg(chip, group->pins[i]);
switch (pin_mode) {
case 0u:
reg |= THB_GPIO_PINMUX_MODE_0;
break;
case 1u:
reg |= THB_GPIO_PINMUX_MODE_1;
break;
case 2u:
reg |= THB_GPIO_PINMUX_MODE_2;
break;
case 3u:
reg |= THB_GPIO_PINMUX_MODE_3;
break;
case 4u:
reg |= THB_GPIO_PINMUX_MODE_4;
break;
default:
return -EINVAL;
}
ret = thb_gpio_write_reg(chip, group->pins[i], reg);
if (~ret) {
/* update pin status as busy */
thb_pinx_status[group->pins[i]] = 1u;
}
}
return ret;
}
static int thunderbay_build_groups(struct thunderbay_pinctrl *tpc)
{
struct group_desc *thunderbay_groups;
int i;
tpc->ngroups = tpc->soc->npins;
thunderbay_groups = devm_kcalloc(tpc->dev, tpc->ngroups,
sizeof(*thunderbay_groups), GFP_KERNEL);
if (!thunderbay_groups)
return -ENOMEM;
for (i = 0; i < tpc->ngroups; i++) {
struct group_desc *group = thunderbay_groups + i;
const struct pinctrl_pin_desc *pin_info = thunderbay_pins + i;
group->name = pin_info->name;
group->pins = (int *)&pin_info->number;
pinctrl_generic_add_group(tpc->pctrl, group->name,
group->pins, 1, NULL);
}
return 0;
}
static int thunderbay_add_functions(struct thunderbay_pinctrl *tpc, struct function_desc *funcs)
{
int i;
/* Assign the groups for each function */
for (i = 0; i < tpc->nfuncs; i++) {
struct function_desc *func = &funcs[i];
const char **group_names;
unsigned int grp_idx = 0;
int j;
group_names = devm_kcalloc(tpc->dev, func->num_group_names,
sizeof(*group_names), GFP_KERNEL);
if (!group_names)
return -ENOMEM;
for (j = 0; j < tpc->soc->npins; j++) {
const struct pinctrl_pin_desc *pin_info = &thunderbay_pins[j];
struct thunderbay_mux_desc *pin_mux;
for (pin_mux = pin_info->drv_data; pin_mux->name; pin_mux++) {
if (!strcmp(pin_mux->name, func->name))
group_names[grp_idx++] = pin_info->name;
}
}
func->group_names = group_names;
}
/* Add all functions */
for (i = 0; i < tpc->nfuncs; i++) {
pinmux_generic_add_function(tpc->pctrl,
funcs[i].name,
funcs[i].group_names,
funcs[i].num_group_names,
funcs[i].data);
}
kfree(funcs);
return 0;
}
static int thunderbay_build_functions(struct thunderbay_pinctrl *tpc)
{
struct function_desc *thunderbay_funcs;
void *ptr;
int pin;
/*
* Allocate maximum possible number of functions. Assume every pin
* being part of 8 (hw maximum) globally unique muxes.
*/
tpc->nfuncs = 0;
thunderbay_funcs = kcalloc(tpc->soc->npins * 8,
sizeof(*thunderbay_funcs), GFP_KERNEL);
if (!thunderbay_funcs)
return -ENOMEM;
/* Setup 1 function for each unique mux */
for (pin = 0; pin < tpc->soc->npins; pin++) {
const struct pinctrl_pin_desc *pin_info = thunderbay_pins + pin;
struct thunderbay_mux_desc *pin_mux;
for (pin_mux = pin_info->drv_data; pin_mux->name; pin_mux++) {
struct function_desc *func;
/* Check if we already have function for this mux */
for (func = thunderbay_funcs; func->name; func++) {
if (!strcmp(pin_mux->name, func->name)) {
func->num_group_names++;
break;
}
}
if (!func->name) {
func->name = pin_mux->name;
func->num_group_names = 1;
func->data = (int *)&pin_mux->mode;
tpc->nfuncs++;
}
}
}
/* Reallocate memory based on actual number of functions */
ptr = krealloc(thunderbay_funcs,
tpc->nfuncs * sizeof(*thunderbay_funcs), GFP_KERNEL);
if (!ptr)
return -ENOMEM;
thunderbay_funcs = ptr;
return thunderbay_add_functions(tpc, thunderbay_funcs);
}
static int thunderbay_pinconf_set_tristate(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
if (config > 0)
reg |= THB_GPIO_ENAQ_MASK;
else
reg &= ~THB_GPIO_ENAQ_MASK;
return thb_gpio_write_reg(chip, pin, reg);
}
static int thunderbay_pinconf_get_tristate(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 *config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
*config = (reg & THB_GPIO_ENAQ_MASK) > 0;
return 0;
}
static int thunderbay_pinconf_set_pulldown(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
if (config > 0)
reg |= THB_GPIO_PULL_DOWN_MASK;
else
reg &= ~THB_GPIO_PULL_DOWN_MASK;
return thb_gpio_write_reg(chip, pin, reg);
}
static int thunderbay_pinconf_get_pulldown(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 *config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg = 0;
reg = thb_gpio_read_reg(chip, pin);
*config = ((reg & THB_GPIO_PULL_DOWN_MASK) > 0) ? 1 : 0;
return 0;
}
static int thunderbay_pinconf_set_pullup(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
if (config > 0)
reg &= ~THB_GPIO_PULL_UP_MASK;
else
reg |= THB_GPIO_PULL_UP_MASK;
return thb_gpio_write_reg(chip, pin, reg);
}
static int thunderbay_pinconf_get_pullup(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 *config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
*config = ((reg & THB_GPIO_PULL_UP_MASK) == 0) ? 1 : 0;
return 0;
}
static int thunderbay_pinconf_set_opendrain(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
if (config > 0)
reg &= ~THB_GPIO_PULL_ENABLE_MASK;
else
reg |= THB_GPIO_PULL_ENABLE_MASK;
return thb_gpio_write_reg(chip, pin, reg);
}
static int thunderbay_pinconf_get_opendrain(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 *config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
*config = ((reg & THB_GPIO_PULL_ENABLE_MASK) == 0) ? 1 : 0;
return 0;
}
static int thunderbay_pinconf_set_pushpull(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
if (config > 0)
reg |= THB_GPIO_PULL_ENABLE_MASK;
else
reg &= ~THB_GPIO_PULL_ENABLE_MASK;
return thb_gpio_write_reg(chip, pin, reg);
}
static int thunderbay_pinconf_get_pushpull(struct thunderbay_pinctrl *tpc,
unsigned int pin, u32 *config)
{
struct gpio_chip *chip = &tpc->chip;
u32 reg;
reg = thb_gpio_read_reg(chip, pin);
*config = ((reg & THB_GPIO_PULL_ENABLE_MASK) > 0) ? 1 : 0;
return 0;
}