Skip to content
View kxynos's full-sized avatar

Block or report kxynos

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Verilog
Clear filter

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 776 196 Updated Apr 15, 2020

An open source SPI flash emulator and monitor

Verilog 352 41 Updated Jul 17, 2020

A simple, basic, formally verified UART controller

Verilog 283 48 Updated Jan 29, 2024

Example designs showing different ways to use F4PGA toolchains.

Verilog 269 78 Updated Mar 27, 2024

Using the TinyFPGA BX USB code in user designs

Verilog 49 9 Updated Jan 31, 2019

Verilog code for the TinyFPGA-B-Series to create a UART hub.

Verilog 5 Updated Nov 16, 2017