Skip to content
View logos-maker's full-sized avatar

Block or report logos-maker

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

RISC-V Instruction Set Manual

TeX 3,736 653 Updated Dec 11, 2024

Examples for compiling code using the RISC-V gnu toolchain

Assembly 15 1 Updated Feb 13, 2023

RISC-V Assembler and Runtime Simulator

JavaScript 424 37 Updated Jun 8, 2024

RARS -- RISC-V Assembler and Runtime Simulator

Java 15 18 Updated Nov 29, 2024

RISC-V instruction set simulator built for education

JavaScript 24 2 Updated Feb 11, 2023

RISC-V instruction set simulator built for education

153 23 Updated Sep 6, 2022

Standalone C compiler for RISC-V and ARM

C 76 15 Updated May 1, 2024

Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pipelines.

C++ 1,326 80 Updated Dec 8, 2024

A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

VHDL 609 50 Updated Dec 8, 2024

A Fully functional RISC-V Proccessor written in SystemVerilog and tested using Verilator.

C++ 1 Updated Sep 5, 2023

RISCV model for Verilator/FPGA targets

C 48 18 Updated Oct 17, 2019

Verilog implementation of multi-stage 32-bit RISC-V processor

Verilog 78 25 Updated Nov 2, 2020

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,617 248 Updated May 11, 2024

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,178 767 Updated Jun 27, 2024

SERV - The SErial RISC-V CPU

Verilog 1,457 192 Updated Dec 3, 2024

32-bit Superscalar RISC-V CPU

Verilog 880 150 Updated Sep 18, 2021

Linux capable RISC-V SoC designed to be readable and useful.

C 132 9 Updated Oct 17, 2024

32 bit RISC-V CPU implementation in Verilog

Verilog 24 3 Updated Feb 9, 2022

A tiny C header-only risc-v emulator.

C 1,707 139 Updated Dec 9, 2024

This library provides a way to move cursor to specified coordinates on screen reliably, while being randomly arced to look like real hand moved it there by using a mouse. The default settings shoul…

Java 223 60 Updated Mar 2, 2024

OpenOCD compatible, FT4232H based jtag programmer and debug probe

1 Updated Mar 18, 2020

static analysis of C/C++ code

C++ 5,877 1,462 Updated Dec 13, 2024

Minimalist object-oriented framework for C

C 3 1 Updated Aug 25, 2017

Customizable Bootloader for STM32 microcontrollers. This example demonstrates how to perform in-application-programming of a firmware located on an external SD card with FAT32 file system.

C 907 300 Updated Dec 2, 2022

Coding for classic 68k Amigas in C99 and assembler.

C 13 1 Updated Jul 6, 2022

Cross-assembler (68000 to x86 or to C), and disassembler (Atari .prg to devpac .s)

C 4 Updated Jun 7, 2018

Cross-platform SonicArranger reader/converter

C# 10 1 Updated May 30, 2024

SHC - ShortHand C is a project aimed at simplifying the usage of C by using predefined snippets and a drag and drop graphics code generatoe, along with the ability to debug and version control your…

C 5 4 Updated Feb 1, 2015

Drag and Drop UI Creation for LVGL

C 40 18 Updated Feb 9, 2023

A quick and easy to use drag and drop retro game creator for your favourite handheld video game system

TypeScript 8,635 478 Updated Dec 2, 2024
Next