-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmcf_result
300 lines (288 loc) · 8.3 KB
/
mcf_result
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 8 B
Cache ways num: 1 ways
Cache line num: 16384 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (47 bits) | Index (14 bits) | offset (3 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 25104
Read memory count: 25104
Write memory count: 213740
Hit count: 482596
Miss count: 25104
Read hit count: 274933
Read miss count: 5249
Write hit count: 207663
Write miss count: 19855
Miss rate: 0.0494465
Read miss rate: 0.0187343
Write miss rate: 0.0872678
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 8 B
Cache ways num: 16384 ways
Cache line num: 16384 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (60 bits) | Index (1 bits) | offset (3 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 16770
Read memory count: 16770
Write memory count: 377
Hit count: 490930
Miss count: 16770
Read hit count: 277136
Read miss count: 3046
Write hit count: 213794
Write miss count: 13724
Miss rate: 0.0330313
Read miss rate: 0.0108715
Write miss rate: 0.0603205
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 8 B
Cache ways num: 4 ways
Cache line num: 16384 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (49 bits) | Index (12 bits) | offset (3 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 23232
Read memory count: 23232
Write memory count: 9189
Hit count: 484468
Miss count: 23232
Read hit count: 275835
Read miss count: 4347
Write hit count: 208633
Write miss count: 18885
Miss rate: 0.0457593
Read miss rate: 0.0155149
Write miss rate: 0.0830044
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 8 B
Cache ways num: 8 ways
Cache line num: 16384 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (50 bits) | Index (11 bits) | offset (3 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 23232
Read memory count: 23232
Write memory count: 9067
Hit count: 484468
Miss count: 23232
Read hit count: 275835
Read miss count: 4347
Write hit count: 208633
Write miss count: 18885
Miss rate: 0.0457593
Read miss rate: 0.0155149
Write miss rate: 0.0830044
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 32 B
Cache ways num: 1 ways
Cache line num: 4096 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (47 bits) | Index (12 bits) | offset (5 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 11153
Read memory count: 11153
Write memory count: 223514
Hit count: 496547
Miss count: 11153
Read hit count: 277701
Read miss count: 2481
Write hit count: 218846
Write miss count: 8672
Miss rate: 0.0219677
Read miss rate: 0.00885496
Write miss rate: 0.0381157
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 32 B
Cache ways num: 4096 ways
Cache line num: 4096 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (58 bits) | Index (1 bits) | offset (5 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 5502
Read memory count: 5502
Write memory count: 1379
Hit count: 502198
Miss count: 5502
Read hit count: 279395
Read miss count: 787
Write hit count: 222803
Write miss count: 4715
Miss rate: 0.0108371
Read miss rate: 0.00280889
Write miss rate: 0.0207236
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 32 B
Cache ways num: 4 ways
Cache line num: 4096 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (49 bits) | Index (10 bits) | offset (5 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 9263
Read memory count: 9263
Write memory count: 6024
Hit count: 498437
Miss count: 9263
Read hit count: 278640
Read miss count: 1542
Write hit count: 219797
Write miss count: 7721
Miss rate: 0.018245
Read miss rate: 0.00550357
Write miss rate: 0.0339358
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 32 B
Cache ways num: 8 ways
Cache line num: 4096 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (50 bits) | Index (9 bits) | offset (5 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 9263
Read memory count: 9263
Write memory count: 5537
Hit count: 498437
Miss count: 9263
Read hit count: 278640
Read miss count: 1542
Write hit count: 219797
Write miss count: 7721
Miss rate: 0.018245
Read miss rate: 0.00550357
Write miss rate: 0.0339358
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 64 B
Cache ways num: 1 ways
Cache line num: 2048 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (47 bits) | Index (11 bits) | offset (6 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 7410
Read memory count: 7410
Write memory count: 225527
Hit count: 500290
Miss count: 7410
Read hit count: 278440
Read miss count: 1742
Write hit count: 221850
Write miss count: 5668
Miss rate: 0.0145952
Read miss rate: 0.00621739
Write miss rate: 0.0249123
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 64 B
Cache ways num: 2048 ways
Cache line num: 2048 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (57 bits) | Index (1 bits) | offset (6 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 2763
Read memory count: 2763
Write memory count: 702
Hit count: 504937
Miss count: 2763
Read hit count: 280099
Read miss count: 83
Write hit count: 224838
Write miss count: 2680
Miss rate: 0.00544219
Read miss rate: 0.000296236
Write miss rate: 0.0117793
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 64 B
Cache ways num: 4 ways
Cache line num: 2048 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (49 bits) | Index (9 bits) | offset (6 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 5502
Read memory count: 5502
Write memory count: 3879
Hit count: 502198
Miss count: 5502
Read hit count: 279395
Read miss count: 787
Write hit count: 222803
Write miss count: 4715
Miss rate: 0.0108371
Read miss rate: 0.00280889
Write miss rate: 0.0207236
--------------------------------------------------------------
--------------------------------------------------------------
Cache Sim Config:
Cache size: 128 KB
Cache line size: 64 B
Cache ways num: 8 ways
Cache line num: 2048 cachelines
Cache write policy: Write back + Write allocation
Address Analysis:Tag (50 bits) | Index (8 bits) | offset (6 bits)
Order count: 507700
Read order count: 280182
Write order count: 227518
Access memory count: 5502
Read memory count: 5502
Write memory count: 3628
Hit count: 502198
Miss count: 5502
Read hit count: 279395
Read miss count: 787
Write hit count: 222803
Write miss count: 4715
Miss rate: 0.0108371
Read miss rate: 0.00280889
Write miss rate: 0.0207236
--------------------------------------------------------------