Skip to content
View m-ober's full-sized avatar

Organizations

@northcon @LANparties

Block or report m-ober

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
10 stars written in Verilog
Clear filter

🌱 Open source ecosystem for open FPGA boards

Verilog 820 142 Updated Feb 23, 2025

The RIFFA development repository

Verilog 801 321 Updated Jun 11, 2024

Bus bridges and other odds and ends

Verilog 521 105 Updated Feb 5, 2025

iCESugar FPGA Board (base on iCE40UP5k)

Verilog 373 97 Updated Nov 4, 2024

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Verilog 318 49 Updated Jan 23, 2022

Recipe for FPGA cooking

Verilog 292 64 Updated Sep 29, 2024

HDMI to whatever adapter

Verilog 111 2 Updated Mar 22, 2023

The Task Parallel System Composer (TaPaSCo)

Verilog 108 25 Updated Jan 14, 2025

Host software for running SSITH processors on AWS F1 FPGAs

Verilog 18 4 Updated Jul 20, 2021

LED PWM IP Demo for iCESugar (using iCE40UP5K)

Verilog 6 1 Updated Apr 16, 2020