GitHub - makestuff/hdl-tools at d455b7a3b833342cc43a2aa16315dd9f183fdf08

makestuff / hdl-tools Public

Notifications You must be signed in to change notification settings
Fork 0
Star 2

Tools for devolved build-and-test of FPGA projects

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 23 Commits
isatty		isatty
svunit		svunit
COPYING		COPYING
Makefile		Makefile
README.md		README.md
clocking-util.svh		clocking-util.svh
common.do		common.do
common.mk		common.mk
ersatz-gtest.py		ersatz-gtest.py
svunit-util.svh		svunit-util.svh
verilog-mode.el		verilog-mode.el

Repository files navigation

Build & test for FPGA projects

You can git submodule this repo to provide some useful build and test utilities for your FPGA projects. See altera-pcie repo for an example of how to do this.