Skip to content
View meriac's full-sized avatar

Highlights

  • Pro

Organizations

@SocioPatterns @blinkenlights @tiiuae

Block or report meriac

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 results for source starred repositories written in Verilog
Clear filter

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 257 46 Updated Feb 11, 2024

USB DFU bootloader gateware / firmware for FPGAs

Verilog 62 16 Updated Oct 8, 2024

TinyTapeout-02 submission repository

Verilog 27 3 Updated Mar 27, 2024

Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process

Verilog 15 6 Updated Jan 27, 2025

Tiny Tapeout 8

Verilog 12 13 Updated Jan 12, 2025