Skip to content
View muhuoliunian's full-sized avatar

Block or report muhuoliunian

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

18 stars written in Verilog
Clear filter

Verilog Ethernet components for FPGA implementation

Verilog 2,443 724 Updated Jul 18, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,213 295 Updated Feb 17, 2025

IC design and development should be faster,simpler and more reliable

Verilog 1,893 575 Updated Dec 31, 2021

RTL, Cmodel, and testbench for NVDLA

Verilog 1,815 577 Updated Mar 2, 2022

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,806 431 Updated Jul 5, 2024

Verilog AXI components for FPGA implementation

Verilog 1,612 473 Updated Dec 7, 2023

Verilog PCI express components

Verilog 1,218 317 Updated Apr 26, 2024

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,123 242 Updated Sep 25, 2017

The RIFFA development repository

Verilog 799 320 Updated Jun 11, 2024

RISC-V Formal Verification Framework

Verilog 592 100 Updated Apr 6, 2022

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Verilog 322 65 Updated Dec 27, 2023

Verilog Content Addressable Memory Module

Verilog 102 47 Updated Mar 2, 2022

3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.

Verilog 74 17 Updated Oct 3, 2020

Open source FPGA-based NIC and platform for in-network compute

Verilog 60 13 Updated Nov 3, 2024
Verilog 25 11 Updated Jun 12, 2022

verilog/FPGA hardware description for very simple GPU

Verilog 17 Updated Apr 9, 2019

A simple CPU for study.

Verilog 11 3 Updated Jan 10, 2020

An implementation of the AZ processor

Verilog 6 4 Updated Dec 12, 2018