Skip to content
View notyal's full-sized avatar

Block or report notyal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
14 stars written in Verilog
Clear filter

A small, light weight, RISC CPU soft core

Verilog 1,323 157 Updated Nov 30, 2024

High performance motor control

Verilog 918 452 Updated May 13, 2022

🌱 Open source ecosystem for open FPGA boards

Verilog 805 139 Updated Dec 11, 2024

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 467 57 Updated Dec 10, 2022

RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

Verilog 310 49 Updated Jan 23, 2022

Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board

Verilog 98 64 Updated Aug 2, 2021

Tutorial and example projects for the Arrow MAX1000 FPGA board

Verilog 51 22 Updated Jun 24, 2024

Ethernet 10GE MAC

Verilog 45 24 Updated Jul 17, 2014

Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)

Verilog 23 4 Updated Jan 12, 2020

The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware configurations and Arduino-style software APIs.

Verilog 21 4 Updated Dec 31, 2018

A ZipCPU based demonstration of the MAX1000 FPGA board

Verilog 21 6 Updated May 11, 2021

PS2 interface

Verilog 17 7 Updated Dec 4, 2017

Simple RS232 UART

Verilog 12 1 Updated Apr 3, 2016

Cheap Ethernet interface

Verilog 8 1 Updated Jul 17, 2014