Commits

Branch selector

 1d494b9

User selector

All users

Datepicker

All time

Commit History

Commits on Nov 7, 2017

• Fix build bots after r317622

  Show description for 1d494b9
  kastiglione

  committed
  1d494b9

• [NVPTX] Implement __nvvm_atom_add_gen_d builtin.

  Show description for d8660fa
  

  Justin Lebar

  committed
  d8660fa

• Allow yaml2obj to order implicit sections for ELF

  Show description for 595a448
  kastiglione

  committed
  595a448

• [SLPVectorizer] Failure to beneficially vectorize 'copyable' elements in integer binary ops.

  Show description for c7c5ad7
  dtemirbulatov

  committed
  c7c5ad7

• Extend SpecialCaseList to allow users to blame matches on entries in the file.

  Show description for 56fec39
  hctim

  committed
  56fec39

• [CodeGenPrepare] Fix typo in comment. NFC

  Show description for c062c8d
  topperc

  committed
  c062c8d

• Use new vector insert half-word and byte instructions when we see insertelement on '8 x i16' and '16 x i8' types. Also extended existing lit testcase to cover these cases.

  Show description for 5363e7a
  

  Graham Yiu

  committed
  5363e7a

• Convert a dwarfdump test from checked-in binary to assembler source.

  Show description for 2725af0
  pogo59

  committed
  2725af0

• [DWARFv5] Add new test for previous commit.

  Show description for a2fd1c7
  pogo59

  committed
  a2fd1c7

• [DWARFv5] Support DW_FORM_strp in the .debug_line header.

  Show description for e9d757c
  pogo59

  committed
  e9d757c

• Recommit r317510 "[InstCombine] Pull shifts through a select plus binop with constant"

  Show description for 7e1904e
  topperc

  committed
  7e1904e

• [InstCombine] Update stale comment. NFC

  Show description for 3c64d8f
  topperc

  committed
  3c64d8f

• [Hexagon] Make a test more flexible in HexagonLoopIdiomRecognition

  Show description for 5933b24
  

  Krzysztof Parzyszek

  committed
  5933b24

• [AArch64][SVE] Asm: Add support for (ADD|SUB)_ZZZ

  Show description for 9983524
  fhahn

  committed
  9983524

• [AArch64][SVE] Asm: Add SVE (Z) Register definitions and parsing support

  Show description for 6cf02b9
  fhahn

  committed
  6cf02b9

• [SelectionDAG] Fix typo in comment. NFC

  Show description for 70b92b6
  topperc

  committed
  70b92b6

• [AArch64][SVE] Asm: Set SVE as unsupported feature for existing scheduler models.

  Show description for 861d296
  fhahn

  committed
  861d296

• Reland "Correct dwarf unwind information in function epilogue for X86"

  Show description for 8cec6c4
  petar-jovanovic

  committed
  8cec6c4

• Silence MSVC error C2398

  Show description for d142ab1
  kbeyls

  committed
  d142ab1

• [SLP] Fix PR35047: Fix default cost model for cast op in X86.

  Show description for 25ff19d
  alexey-bataev

  committed
  25ff19d

• Mark intentional fall-through with LLVM_FALLTHROUGH.

  Show description for 81d5ecb
  kbeyls

  committed
  81d5ecb

• Add a -D flag to FileCheck to define variables

  Show description for 7c37aa1
  arichardson

  committed
  7c37aa1

• [X86] Regenerate select tests

  Show description for 1ed4428
  RKSimon

  committed
  1ed4428

• [AArch64][SVE] Asm: Replace 'IsVector' by 'RegKind' in AArch64AsmParser (NFC)

  Show description for c5e08cf
  fhahn

  committed
  c5e08cf

• Silence C4715 warning from MSVC (NFC).

  Show description for 55f6a85
  kbeyls

  committed
  55f6a85

• [AArch64][SVE] Asm: Extend EnforceVectorSubVectorTypeIs to distinguish Scalable Vectors

  Show description for 8aa5d0f
  fhahn

  committed
  8aa5d0f

• [GlobalISel] Enable legalizing non-power-of-2 sized types.

  Show description for b79469c
  kbeyls

  committed
  b79469c

• [CGP] Disable Select instruction handling in optimizeMemoryInst. NFC

  Show description for e82a7f1
  

  Serguei Katkov

  committed
  e82a7f1

• [docs][ARM] Add HowTo for cross compiling and testing compiler-rt builtins

  Show description for 51bcf5f
  smithp35

  committed
  51bcf5f

• [X86] Don't clobber reserved registers with stack adjustments

  Show description for c1c411e
  dotdash

  committed
  c1c411e

• [X86] Add patterns to fold a 64-bit load into the EVEX vcvtph2ps instructions.

  Show description for c305f3d
  topperc

  committed
  c305f3d

• [X86] Add patterns for folding a v16i8 with the VEX vcvtph2ps intrinsics.

  Show description for 7f45818
  topperc

  committed
  7f45818

• [X86] Add a test for a 128-bit vector load feeding a cvtph2ps intrinsic.

  Show description for 2765e2d
  topperc

  committed
  2765e2d

• [X86] Remove alignment from a load in the f16c intrinsic test. The alignment shouldn't be required for load folding.

  Show description for bfc0134
  topperc

  committed
  bfc0134

• [X86] Add support for using EVEX instructions for the legacy vcvtph2ps intrinsics.

  Show description for 0c6a9e1
  topperc

  committed
  0c6a9e1

Pagination

PreviousNext