Skip to content
View solongjim's full-sized avatar
0 followers · 2 following

Achievements

Achievement: Arctic Code Vault Contributor

Achievements

Achievement: Arctic Code Vault Contributor

Block or report solongjim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

5 results for source starred repositories written in Verilog
Clear filter

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

Verilog 1,369 249 Updated Sep 18, 2021

schlae / graphics-gremlin

Open source retro ISA video card

Verilog 520 29 Updated Oct 24, 2024

suisuisi / FPGAandCNN

基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现

Verilog 295 66 Updated May 2, 2023

ultraembedded / core_audio

Audio controller (I2S, SPDIF, DAC)

Verilog 82 19 Updated Sep 1, 2019

ultraembedded / core_dvi_framebuffer

Minimal DVI / HDMI Framebuffer

Verilog 79 12 Updated Aug 9, 2020