Skip to content
View p-patel's full-sized avatar
3 followers · 17 following
  • Manchester, UK

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Achievements

Achievement: Pair ExtraordinaireAchievement: YOLOAchievement: Pull Sharkx2Achievement: Arctic Code Vault Contributor

Block or report p-patel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

FPGA

3 repositories

yuri-panchul / basics-graphics-music

FPGA exercise for beginners

Verilog 97 91 Updated Feb 9, 2025

TinyTapeout / tt09-verilog-template

Submission template for Tiny Tapeout 9 - Verilog HDL Projects

Verilog 11 119 Updated Nov 13, 2024

ddvca / tt08-schoolriscv-cpu-with-fibonacci-program

Submission for Tiny Tapeout 8 - Verilog HDL Projects. A minimalistic SoC with a schoolRISCV educational CPU and a ROM memory with a program that computes the Fibonacci numbers.

SystemVerilog 1 Updated Sep 5, 2024