Skip to content
View swexp's full-sized avatar
2 followers · 7 following

Block or report swexp

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

6 stars written in Verilog
Clear filter

rejunity / z80-open-silicon

Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.

Verilog 618 25 Updated Nov 8, 2024

lirui-shanghaitech / CNN-Accelerator-VLSI

Convolutional accelerator kernel, target ASIC & FPGA

Verilog 172 26 Updated Apr 10, 2023

SpinalHDL / VexRiscvSoftcoreContest2018

Verilog 63 16 Updated Dec 16, 2018

chrisneuf / Deep-Neural-Network-Hardware-Accelerator

My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket

Verilog 23 4 Updated Jul 31, 2019

getinstachip / modules

Verilog 8 Updated Aug 14, 2024

alexandrado / camera_system

Verilog 8 2 Updated Apr 7, 2019