Commits

Branch selector

 8786570

User selector

All users

Datepicker

All time

Commit History

Commits on Apr 10, 2014

• YAMLIO: Allow scalars to dictate quotation rules

  Show description for 8786570
  majnemer

  committed
  8786570

  Copy full SHA for 8786570

• Use range-based for loops. No functionality change.

  Show description for fb52dba
  atanasyan

  committed
  fb52dba

  Copy full SHA for fb52dba

• Fix abuse of StringRef on ARM64SysReg::MRSMapper::toString(Val, Valid).

  Show description for f2eed86
  chapuni

  committed
  f2eed86

  Copy full SHA for f2eed86

• ARM64: add an explicit cast to silence a silly warning

  Show description for 6c66c4d
  compnerd

  committed
  6c66c4d

  Copy full SHA for 6c66c4d

• [ARM64] Fix immediate cost calculation for types larger than i64.

  Show description for d631cc4
  ributzka

  committed
  d631cc4

  Copy full SHA for d631cc4

• Revert "For the ARM integrated assembler add checking of the alignments on vld/vst instructions. And report errors for alignments that are not supported."

  Show description for 6a6b4d5
  rnk

  committed
  6a6b4d5

  Copy full SHA for 6a6b4d5

• Fix to support properly cleaning up failed address sinking against constants

  Show description for 3168968
  

  Jim Grosbach

  committed
  3168968

  Copy full SHA for 3168968

• X86: Tighten up test.

  Show description for 6472a51
  

  Jim Grosbach

  committed
  6472a51

  Copy full SHA for 6472a51

Commits on Apr 9, 2014

• Add support for load folding of avx1 logical instructions

  Show description for afb4ef3
  

  Jim Grosbach

  committed
  afb4ef3

  Copy full SHA for afb4ef3

• SelectionDAG: Don't constant fold target-specific nodes.

  Show description for e991573
  

  Jim Grosbach

  committed
  e991573

  Copy full SHA for e991573

• For the ARM integrated assembler add checking of the

  Show description for 34d14bb
  enderby

  committed
  34d14bb

  Copy full SHA for 34d14bb

• [AArch64] Implement the isZExtFree APIs.

  Show description for c3de5ed
  

  Chad Rosier

  committed
  c3de5ed

  Copy full SHA for c3de5ed

• [AArch64] Implement the isTruncateFree API.

  Show description for fe5c9ce
  

  Chad Rosier

  committed
  fe5c9ce

  Copy full SHA for fe5c9ce

• [DAGCombiner] DAG combine does not know how to combine indexed loads with

  Show description for e4b14eb
  

  Quentin Colombet

  committed
  e4b14eb

  Copy full SHA for e4b14eb

• Simple fix for build failures resulting from r205867.

  Show description for 5fa2092
  bob-wilson

  committed
  5fa2092

  Copy full SHA for 5fa2092

• Revert "Revert "YAMLIO: Encode ambiguous hex strings explicitly""

  Show description for fb065a1
  majnemer

  committed
  fb065a1

  Copy full SHA for fb065a1

• obj2yaml: Don't crash if the characteristics field is zero

  Show description for aef1966
  majnemer

  committed
  aef1966

  Copy full SHA for aef1966

• [NVPTX] Add preliminary intrinsics and codegen support for textures/surfaces

  Show description for 77f2689
  jholewinski

  committed
  77f2689

  Copy full SHA for 77f2689

• [NVPTX] Add support for addrspacecast in global variable initializers, including emitting generic() when casting to address space 0.

  Show description for ac4c131
  jholewinski

  committed
  ac4c131

  Copy full SHA for ac4c131

• [NVPTX] Add query support for read-write images and managed variables

  Show description for ff7dcc5
  jholewinski

  committed
  ff7dcc5

  Copy full SHA for ff7dcc5

• Fix some doc and comment typos

  Show description for 46d36be
  atoker

  committed
  46d36be

  Copy full SHA for 46d36be

• [ARM64] Change SYS without a register to an alias to make disassembling more consistant.

  Show description for 35fb92d
  brads55

  committed
  35fb92d

  Copy full SHA for 35fb92d

• [ARM64] Correctly disassemble ISB operand as ISB not DBarrier.

  Show description for 62293d1
  brads55

  committed
  62293d1

  Copy full SHA for 62293d1

• [ARM64] Properly support both apple and standard syntax for FMOV

  Show description for c669ad9
  brads55

  committed
  c669ad9

  Copy full SHA for c669ad9

• [ARM64] Flag setting logical/add/sub immediate instructions don't use SP.

  Show description for cb9ca90
  brads55

  committed
  cb9ca90

  Copy full SHA for cb9ca90

• [ARM64] Conditional branches must always print their condition code, even AL.

  Show description for 19b573d
  brads55

  committed
  19b573d

  Copy full SHA for 19b573d

• [ARM64] Fix disassembly logic for extended loads/stores with 32-bit registers.

  Show description for 42c6726
  brads55

  committed
  42c6726

  Copy full SHA for 42c6726

• [ARM64] When printing a pre-indexed address with #0, the ', #0' is not optional.

  Show description for 6a82fbc
  brads55

  committed
  6a82fbc

  Copy full SHA for 6a82fbc

• [ARM64] Add missing shifted register MVN alias to ORN

  Show description for ae30bea
  brads55

  committed
  ae30bea

  Copy full SHA for ae30bea

• [ARM64] SXTW/UXTW are only valid aliases for 32-bit operations.

  Show description for 7face75
  brads55

  committed
  7face75

  Copy full SHA for 7face75

• [ARM64] Fix canonicalisation of MOVs. MOV is too complex to be modelled by a dumb alias.

  Show description for 7b5940c
  brads55

  committed
  7b5940c

  Copy full SHA for 7b5940c

• [ARM64] Fixup ADR/ADRP parsing such that they accept immediates and all labels types

  Show description for 250f973
  brads55

  committed
  250f973

  Copy full SHA for 250f973

• [ARM64] Ensure sp is decoded as SP, not XZR in LD1 instructions.

  Show description for 9a9fa81
  brads55

  committed
  9a9fa81

  Copy full SHA for 9a9fa81

• [ARM64] Tighten up the special casing in emitting arithmetic extends. UXTW should only be translated when the instruction uses WSP, not SP. Vice versa for UXTX and 64-bit instructions.

  Show description for 86c0678
  brads55

  committed
  86c0678

  Copy full SHA for 86c0678

• [ARM64] Rename LR to the UAL-compliant 'X30'.

  Show description for 5a09ce9
  brads55

  committed
  5a09ce9

  Copy full SHA for 5a09ce9

Pagination

Previous

Next