Skip to content
View vermaete's full-sized avatar

Block or report vermaete

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
11 results for source starred repositories
Clear filter

Debian Package for OpenDDS

1 3 Updated Jan 3, 2025

Open Embedded Layer for the OpenDDS package

BitBake 9 4 Updated Oct 15, 2024

Layer for static code analysis and security hardening

BitBake 93 35 Updated Dec 24, 2024

Translates IPXACT XML to synthesizable VHDL or SystemVerilog

Python 57 19 Updated Jun 22, 2024
VHDL 7 2 Updated Aug 21, 2024

Eendraadschema tekenen -- Drawing a one-wire diagram

JavaScript 44 24 Updated Jan 1, 2025

Advanced oelint

Python 59 29 Updated Dec 23, 2024

🍰 bit field diagram renderer

JavaScript 347 26 Updated Feb 22, 2024

A ANTLR based parser vor vhdl

ANTLR 3 Updated Jun 23, 2016

VHDL 2008/93/87 simulator

VHDL 2,440 373 Updated Dec 24, 2024

Convert reStructuredText to PDF

Python 17 7 Updated Jul 12, 2015