Skip to content
View wangyon1's full-sized avatar
18 followers · 144 following
  • Intel
  • Beijing
  • 06:21 (UTC +08:00)

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Achievements

Achievement: Pull SharkAchievement: Quickdraw

Block or report wangyon1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

2 stars written in Verilog
Clear filter

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

Verilog 1,372 249 Updated Sep 18, 2021

chipsalliance / VeeRwolf

FuseSoC-based SoC for VeeR EH1 and EL2

Verilog 307 68 Updated Dec 11, 2024

Starred topics