Commits

Branch selector

 master

User selector

All users

Datepicker

All time

Commit History

Commits on Jun 24, 2021

• switch chisel3 dependency to ivy. (chipsalliance#2846)

  sequencer

  authored
  c142e81

  Copy full SHA for c142e81

Commits on Jun 22, 2021

• remove wake (chipsalliance#2847)

  sequencer

  authored
  85ffc5c

  Copy full SHA for 85ffc5c

Commits on Jun 10, 2021

• remove testOnly, since upstream implemented it. (chipsalliance#2839)

  sequencer

  authored
  525ddd3

  Copy full SHA for 525ddd3

Commits on May 11, 2021

• TLToAXI4 should not block AXI4-b writeacks indefinitely (chipsalliance#2805)

  jerryz123

  authored
  c7da610

  Copy full SHA for c7da610

Commits on May 10, 2021

• Update CONTRIBUTING.md (chipsalliance#2834)

  Show description for fffab15
  hcook

  authored
  fffab15

  Copy full SHA for fffab15

Commits on May 6, 2021

• deprecate GenericParameterizedBundle. (chipsalliance#2809)

  sequencer

  authored
  b888d0d

  Copy full SHA for b888d0d

• convert TestHarness to chisel3, work around compatibility mode naming issue. (chipsalliance#2811)

  Show description for 3a6449a
  sequencer

  authored
  3a6449a

  Copy full SHA for 3a6449a

Commits on May 4, 2021

• TLB: Deduplicate down to one OptimizationBarrier per TLBEntry (chipsalliance#2833)

  ingallsj

  authored
  1f869b3

  Copy full SHA for 1f869b3

• DCache does not block Acquire/ProbeAck by outstanding Release (chipsalliance#2832)

  Show description for f2f3a1b
  ingallsj

  authored
  f2f3a1b

  Copy full SHA for f2f3a1b

Commits on Apr 19, 2021

• Fix a DTIM X-prop issue (chipsalliance#2822)

  Show description for 86a2f2c
  

  ingallsj

  and

  aswaterman

  authored
  86a2f2c

  Copy full SHA for 86a2f2c

• Prevent TLWidthWidget from generating X outputs (chipsalliance#2815)

  Show description for d56e216
  

  ingallsj

  and

  aswaterman

  authored
  d56e216

  Copy full SHA for d56e216

• prevent X prop from speculative fdiv/fsqrt instructions (chipsalliance#2821)

  Show description for fbe0bb0
  

  ingallsj

  and

  aswaterman

  authored
  fbe0bb0

  Copy full SHA for fbe0bb0

• Fix CSRRSI/CSRRCI in RV32E cores (chipsalliance#2820)

  Show description for fdee7f7
  

  ingallsj

  and

  aswaterman

  authored
  fdee7f7

  Copy full SHA for fdee7f7

• Suppress an X-propagation in Rocket ITIM (chipsalliance#2819)

  Show description for 153ee88
  

  ingallsj

  and

  aswaterman

  authored
  153ee88

  Copy full SHA for 153ee88

• Fix x-prop issue in ScratchpadSlavePort (chipsalliance#2818)

  Show description for 2e95a93
  

  ingallsj

  and

  aswaterman

  authored
  2e95a93

  Copy full SHA for 2e95a93

• Don't attempt to cover non-existent U-mode counters (chipsalliance#2817)

  Show description for 5ef0be4
  

  3 peopleauthored
  5ef0be4

  Copy full SHA for 5ef0be4

• Suppress SCIE assertion when instruction not valid (chipsalliance#2816)

  Show description for 7e1596b
  

  ingallsj

  and

  aswaterman

  authored
  7e1596b

  Copy full SHA for 7e1596b

Commits on Apr 9, 2021

• Core/TLB: cacheable when supportsAcquireB (chipsalliance#2808)

  ingallsj

  authored
  ba262df

  Copy full SHA for ba262df

Commits on Mar 31, 2021

• Merge pull request chipsalliance#2804 from chipsalliance/fix-scratchpad-ecc

  Show description for 025184e
  aswaterman

  authored
  025184e

  Copy full SHA for 025184e

• Fix a scratchpad ECC bug

  Show description for d929bfb
  aswaterman

  committed
  d929bfb

  Copy full SHA for d929bfb

Commits on Mar 23, 2021

• Update for latest chisel, remove io and chisel3.core. (chipsalliance#2797)

  Show description for 210c4b5
  

  sequencer

  and

  jackkoenig

  authored
  210c4b5

  Copy full SHA for 210c4b5

• ReadyValidCancelRRArbiter: non-power-of-2 round-robin select (chipsalliance#2798)

  ingallsj

  authored
  173e780

  Copy full SHA for 173e780

Commits on Feb 26, 2021

• add WithCoherentBusTopology to BaseFPGAConfig (chipsalliance#2787)

  tswanson-cs

  authored
  ca2567e

  Copy full SHA for ca2567e

• TLMonitor: wrong opcode is checked in (unused) B Channel Get message (chipsalliance#2788)

  ingallsj

  authored
  f9397cf

  Copy full SHA for f9397cf

Commits on Feb 11, 2021

• Merge pull request chipsalliance#2779 from jerryz123/tracegen-fix

  Show description for 8f9149f
  hcook

  authored
  8f9149f

  Copy full SHA for 8f9149f

• Merge pull request chipsalliance#2782 from mbs0221/timebase

  Show description for da5edcb
  hcook

  authored
  da5edcb

  Copy full SHA for da5edcb

Commits on Feb 5, 2021

• remove extra space in OM info for C extension version (chipsalliance#2784)

  ingallsj

  authored
  c7399e8

  Copy full SHA for c7399e8

Commits on Feb 2, 2021

• Merge branch 'master' of https://github.com/mbs0221/rocket-chip into HEAD

  mbs0221

  committed
  b00582e

  Copy full SHA for b00582e

Commits on Feb 1, 2021

• add timebase-frequency property of cpus node in DTS file

  Show description for 716d4b5
  mbs0221

  committed
  716d4b5

  Copy full SHA for 716d4b5

Commits on Jan 26, 2021

• TraceGen should observe dmem.ordered when attempting a fence

  jerryz123

  committed
  6e2ec28

  Copy full SHA for 6e2ec28

Commits on Jan 8, 2021

• Merge pull request chipsalliance#2500 from chipsalliance/deprecation-1.3

  Show description for c095dbc
  hcook

  authored
  c095dbc

  Copy full SHA for c095dbc

Commits on Jan 5, 2021

• ReadyValidCancelRRArbiter: round-robin select wrong (chipsalliance#2771)

  ingallsj

  authored
  1cae5f9

  Copy full SHA for 1cae5f9

Commits on Dec 30, 2020

• D-Cache TileLink C-Channel drive AMBA PROT bits last connect (chipsalliance#2770)

  ingallsj

  authored
  4c66d83

  Copy full SHA for 4c66d83

Commits on Dec 23, 2020

• Merge pull request chipsalliance#2764 from chipsalliance/bump-chipsel-firrtl-3.4.1.x

  Show description for 57bfe1e
  mwachs5

  authored
  57bfe1e

  Copy full SHA for 57bfe1e

Commits on Dec 18, 2020

• Update wit-manifest.json

  mwachs5

  authored
  a7b016e

  Copy full SHA for a7b016e

Pagination

Previous

Next