Skip to content

wuzhanmin/cores

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 
 
 
 
 

About

Various HDL (Verilog) IP Cores

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 47.5%
  • Coq 19.2%
  • C 16.0%
  • C++ 12.0%
  • SystemVerilog 4.0%
  • Makefile 1.1%
  • Objective-C 0.2%