forked from pytorch/FBGEMM
-
Notifications
You must be signed in to change notification settings - Fork 0
/
UtilsAvx512.cc
1081 lines (1039 loc) · 38.1 KB
/
UtilsAvx512.cc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* Copyright (c) Meta Platforms, Inc. and affiliates.
* All rights reserved.
* This source code is licensed under the BSD-style license found in the
* LICENSE file in the root directory of this source tree.
*/
#include <immintrin.h>
#include "./TransposeUtils.h"
#include "./TransposeUtilsAvx2.h"
namespace fbgemm {
namespace {
// 16 * 6 = 96 instructions
inline void transpose_kernel_16x16_avx512(
const float* src,
unsigned ld_src,
float* dst,
unsigned ld_dst) {
// load from src to registers
// a: a0 a1 a2 a3 a4 a5 a6 a7 a8 a9 a10 a11 a12 a13 a14 a15
// b: b0 b1 b2 b3 b4 b5 b6 b7 b8 b9 b10 b11 b12 b13 b14 b15
// c: c0 c1 c2 c3 c4 c5 c6 c7 c8 c9 c10 c11 c12 c13 c14 c15
// d: d0 d1 d2 d3 d4 d5 d6 d7 d8 d9 d10 d11 d12 d13 d14 d15
// e: e0 e1 e2 e3 e4 e5 e6 e7 e8 e9 e10 e11 e12 e13 e14 e15
// f: f0 f1 f2 f3 f4 f5 f6 f7 f8 f9 f10 f11 f12 f13 f14 f15
// g: g0 g1 g2 g3 g4 g5 g6 g7 g8 g9 g10 g11 g12 g13 g14 g15
// h: h0 h1 h2 h3 h4 h5 h6 h7 h8 h9 h10 h11 h12 h13 h14 h15
// i: i0 i1 i2 i3 i4 i5 i6 i7 i8 i9 i10 i11 i12 i13 i14 i15
// j: j0 j1 j2 j3 j4 j5 j6 j7 j8 j9 j10 j11 j12 j13 j14 j15
// k: k0 k1 k2 k3 k4 k5 k6 k7 k8 k9 k10 k11 k12 k13 k14 k15
// l: l0 l1 l2 l3 l4 l5 l6 l7 l8 l9 l10 l11 l12 l13 l14 l15
// m: m0 m1 m2 m3 m4 m5 m6 m7 m8 m9 m10 m11 m12 m13 m14 m15
// n: n0 n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 n11 n12 n13 n14 n15
// o: o0 o1 o2 o3 o4 o5 o6 o7 o8 o9 o10 o11 o12 o13 o14 o15
// p: p0 p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15
__m512 a = _mm512_loadu_ps(&src[0 * ld_src]);
__m512 b = _mm512_loadu_ps(&src[1 * ld_src]);
__m512 c = _mm512_loadu_ps(&src[2 * ld_src]);
__m512 d = _mm512_loadu_ps(&src[3 * ld_src]);
__m512 e = _mm512_loadu_ps(&src[4 * ld_src]);
__m512 f = _mm512_loadu_ps(&src[5 * ld_src]);
__m512 g = _mm512_loadu_ps(&src[6 * ld_src]);
__m512 h = _mm512_loadu_ps(&src[7 * ld_src]);
__m512 i = _mm512_loadu_ps(&src[8 * ld_src]);
__m512 j = _mm512_loadu_ps(&src[9 * ld_src]);
__m512 k = _mm512_loadu_ps(&src[10 * ld_src]);
__m512 l = _mm512_loadu_ps(&src[11 * ld_src]);
__m512 m = _mm512_loadu_ps(&src[12 * ld_src]);
__m512 n = _mm512_loadu_ps(&src[13 * ld_src]);
__m512 o = _mm512_loadu_ps(&src[14 * ld_src]);
__m512 p = _mm512_loadu_ps(&src[15 * ld_src]);
__m512 ta, tb, tc, td, te, tf, tg, th, ti, tj, tk, tl, tm, tn, to, tq;
// unpacking and interleaving 32-bit elements
// a0 b0 a1 b1 a4 b4 a5 b5 a8 b8 a9 b9 a12 b12 a13 b13
// a2 b2 a3 b3 a6 b6 a7 b7 a10 b10 a11 b11 a14 b14 a15 b15
// c0 d0 c1 d1 ...
// c2 d2 c3 d3 ...
// e0 f0 e1 f1 ...
// e2 f2 e3 f3 ...
// g0 h0 g1 h1 ...
// g2 h2 g3 h3 ...
// i0 ...
// i2 ...
// k0 ...
// k2 ...
// m0 ...
// m2 ...
// o0 ...
// o1 ...
ta = _mm512_unpacklo_ps(a, b);
tb = _mm512_unpackhi_ps(a, b);
tc = _mm512_unpacklo_ps(c, d);
td = _mm512_unpackhi_ps(c, d);
te = _mm512_unpacklo_ps(e, f);
tf = _mm512_unpackhi_ps(e, f);
tg = _mm512_unpacklo_ps(g, h);
th = _mm512_unpackhi_ps(g, h);
ti = _mm512_unpacklo_ps(i, j);
tj = _mm512_unpackhi_ps(i, j);
tk = _mm512_unpacklo_ps(k, l);
tl = _mm512_unpackhi_ps(k, l);
tm = _mm512_unpacklo_ps(m, n);
tn = _mm512_unpackhi_ps(m, n);
to = _mm512_unpacklo_ps(o, p);
tq = _mm512_unpackhi_ps(o, p);
// unpacking and interleaving 64-bit elements
// a0 b0 c0 d0 a4 b4 c4 d4 a8 b8 c8 d8 a12 b12 c12 d12
// a1 b1 c1 d1 ...
// a2 b2 c2 d2 ...
// a3 b3 c3 d3 ...
// e0 f0 g0 h0 e4 f4 g4 h4 e8 f8 g8 h8 e12 f12 g12 h12
// e1 f1 g1 h1 ...
// e2 f2 g2 h2 ...
// e3 f3 g3 h3 ...
// i0 j0 k0 l0 ...
// i1 j1 k1 l1 ...
// i2 j2 k2 l2 ...
// i3 j3 k3 l3 ...
// m0 n0 o0 p0 ...
// m1 n1 o1 p1 ...
// m2 n2 o2 p2 ...
// m3 n3 o3 p3 ...
a = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(ta), _mm512_castps_pd(tc)));
b = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(ta), _mm512_castps_pd(tc)));
c = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(tb), _mm512_castps_pd(td)));
d = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(tb), _mm512_castps_pd(td)));
e = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(te), _mm512_castps_pd(tg)));
f = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(te), _mm512_castps_pd(tg)));
g = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(tf), _mm512_castps_pd(th)));
h = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(tf), _mm512_castps_pd(th)));
i = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(ti), _mm512_castps_pd(tk)));
j = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(ti), _mm512_castps_pd(tk)));
k = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(tj), _mm512_castps_pd(tl)));
l = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(tj), _mm512_castps_pd(tl)));
m = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(tm), _mm512_castps_pd(to)));
n = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(tm), _mm512_castps_pd(to)));
o = _mm512_castpd_ps(
_mm512_unpacklo_pd(_mm512_castps_pd(tn), _mm512_castps_pd(tq)));
p = _mm512_castpd_ps(
_mm512_unpackhi_pd(_mm512_castps_pd(tn), _mm512_castps_pd(tq)));
// shuffle 128-bits (composed of 4 32-bit elements)
// a0 b0 c0 d0 a8 b8 c8 d8 e0 f0 g0 h0 e8 f8 g8 h8
// a1 b1 c1 d1 ...
// a2 b2 c2 d2 ...
// a3 b3 c3 d3 ...
// a4 b4 c4 d4 ...
// a5 b5 c5 d5 ...
// a6 b6 c6 d6 ...
// a7 b7 c7 d7 ...
// i0 j0 k0 l0 i8 j8 k8 l8 m0 n0 o0 p0 m8 n8 o8 p8
// i1 j1 k1 l1 ...
// i2 j2 k2 l2 ...
// i3 j3 k3 l3 ...
// i4 j4 k4 l4 ...
// i5 j5 k5 l5 ...
// i6 j6 k6 l6 ...
// i7 j7 k7 l7 ...
ta = _mm512_shuffle_f32x4(a, e, 0x88);
tb = _mm512_shuffle_f32x4(b, f, 0x88);
tc = _mm512_shuffle_f32x4(c, g, 0x88);
td = _mm512_shuffle_f32x4(d, h, 0x88);
te = _mm512_shuffle_f32x4(a, e, 0xdd);
tf = _mm512_shuffle_f32x4(b, f, 0xdd);
tg = _mm512_shuffle_f32x4(c, g, 0xdd);
th = _mm512_shuffle_f32x4(d, h, 0xdd);
ti = _mm512_shuffle_f32x4(i, m, 0x88);
tj = _mm512_shuffle_f32x4(j, n, 0x88);
tk = _mm512_shuffle_f32x4(k, o, 0x88);
tl = _mm512_shuffle_f32x4(l, p, 0x88);
tm = _mm512_shuffle_f32x4(i, m, 0xdd);
tn = _mm512_shuffle_f32x4(j, n, 0xdd);
to = _mm512_shuffle_f32x4(k, o, 0xdd);
tq = _mm512_shuffle_f32x4(l, p, 0xdd);
// shuffle 128-bits (composed of 4 32-bit elements)
// a0 b0 c0 d0 ... o0
// a1 b1 c1 d1 ... o1
// a2 b2 c2 d2 ... o2
// a3 b3 c3 d3 ... o3
// a4 ...
// a5 ...
// a6 ...
// a7 ...
// a8 ...
// a9 ...
// a10 ...
// a11 ...
// a12 ...
// a13 ...
// a14 ...
// a15 b15 c15 d15 ... o15
a = _mm512_shuffle_f32x4(ta, ti, 0x88);
b = _mm512_shuffle_f32x4(tb, tj, 0x88);
c = _mm512_shuffle_f32x4(tc, tk, 0x88);
d = _mm512_shuffle_f32x4(td, tl, 0x88);
e = _mm512_shuffle_f32x4(te, tm, 0x88);
f = _mm512_shuffle_f32x4(tf, tn, 0x88);
g = _mm512_shuffle_f32x4(tg, to, 0x88);
h = _mm512_shuffle_f32x4(th, tq, 0x88);
i = _mm512_shuffle_f32x4(ta, ti, 0xdd);
j = _mm512_shuffle_f32x4(tb, tj, 0xdd);
k = _mm512_shuffle_f32x4(tc, tk, 0xdd);
l = _mm512_shuffle_f32x4(td, tl, 0xdd);
m = _mm512_shuffle_f32x4(te, tm, 0xdd);
n = _mm512_shuffle_f32x4(tf, tn, 0xdd);
o = _mm512_shuffle_f32x4(tg, to, 0xdd);
p = _mm512_shuffle_f32x4(th, tq, 0xdd);
// store from registers to dst
_mm512_storeu_ps(&dst[0 * ld_dst], a);
_mm512_storeu_ps(&dst[1 * ld_dst], b);
_mm512_storeu_ps(&dst[2 * ld_dst], c);
_mm512_storeu_ps(&dst[3 * ld_dst], d);
_mm512_storeu_ps(&dst[4 * ld_dst], e);
_mm512_storeu_ps(&dst[5 * ld_dst], f);
_mm512_storeu_ps(&dst[6 * ld_dst], g);
_mm512_storeu_ps(&dst[7 * ld_dst], h);
_mm512_storeu_ps(&dst[8 * ld_dst], i);
_mm512_storeu_ps(&dst[9 * ld_dst], j);
_mm512_storeu_ps(&dst[10 * ld_dst], k);
_mm512_storeu_ps(&dst[11 * ld_dst], l);
_mm512_storeu_ps(&dst[12 * ld_dst], m);
_mm512_storeu_ps(&dst[13 * ld_dst], n);
_mm512_storeu_ps(&dst[14 * ld_dst], o);
_mm512_storeu_ps(&dst[15 * ld_dst], p);
}
// kernel for transposing mxn where m, n <= 16
// M + (M + 1) / 2 * 2 + (M + 3) / 4 * 4 + (M + 7) / 8 * 8 + 2 * N instructions
template <int M>
void transpose_kernel_mxn_avx512(
int N,
const float* src,
int ld_src,
float* dst,
int ld_dst) {
// load from src to registers
__mmask16 src_mask = (1 << N) - 1;
__m512 input[16];
int i;
for (i = 0; i < M; ++i) {
input[i] = _mm512_maskz_loadu_ps(src_mask, &src[i * ld_src]);
}
for (; i < 16; ++i) {
// Not really needed but to avoid uninitialized variable warning.
// Shouldn't be much overhead because xor can be executed in parallel with
// other instructions.
input[i] = _mm512_setzero_ps();
}
// unpacking and interleaving 32-bit elements
__m512 temp[16];
for (i = 0; i < (M + 1) / 2; ++i) {
temp[2 * i] = _mm512_unpacklo_ps(input[2 * i], input[2 * i + 1]);
temp[2 * i + 1] = _mm512_unpackhi_ps(input[2 * i], input[2 * i + 1]);
}
for (i = i * 2; i < 16; ++i) {
temp[i] = _mm512_setzero_ps();
}
// unpacking and interleaving 64-bit elements
for (i = 0; i < (M + 3) / 4; ++i) {
input[4 * i] = _mm512_castpd_ps(_mm512_unpacklo_pd(
_mm512_castps_pd(temp[4 * i]), _mm512_castps_pd(temp[4 * i + 2])));
input[4 * i + 1] = _mm512_castpd_ps(_mm512_unpackhi_pd(
_mm512_castps_pd(temp[4 * i]), _mm512_castps_pd(temp[4 * i + 2])));
input[4 * i + 2] = _mm512_castpd_ps(_mm512_unpacklo_pd(
_mm512_castps_pd(temp[4 * i + 1]), _mm512_castps_pd(temp[4 * i + 3])));
input[4 * i + 3] = _mm512_castpd_ps(_mm512_unpackhi_pd(
_mm512_castps_pd(temp[4 * i + 1]), _mm512_castps_pd(temp[4 * i + 3])));
}
// shuffle 128-bits (composed of 4 32-bit elements)
for (i = 0; i < (M + 7) / 8; ++i) {
temp[8 * i] = _mm512_shuffle_f32x4(input[8 * i], input[8 * i + 4], 0x88);
temp[8 * i + 1] =
_mm512_shuffle_f32x4(input[8 * i + 1], input[8 * i + 5], 0x88);
temp[8 * i + 2] =
_mm512_shuffle_f32x4(input[8 * i + 2], input[8 * i + 6], 0x88);
temp[8 * i + 3] =
_mm512_shuffle_f32x4(input[8 * i + 3], input[8 * i + 7], 0x88);
temp[8 * i + 4] =
_mm512_shuffle_f32x4(input[8 * i], input[8 * i + 4], 0xdd);
temp[8 * i + 5] =
_mm512_shuffle_f32x4(input[8 * i + 1], input[8 * i + 5], 0xdd);
temp[8 * i + 6] =
_mm512_shuffle_f32x4(input[8 * i + 2], input[8 * i + 6], 0xdd);
temp[8 * i + 7] =
_mm512_shuffle_f32x4(input[8 * i + 3], input[8 * i + 7], 0xdd);
}
// store from registers to dst
__mmask16 dst_mask = (1 << M) - 1;
for (i = 0; i < N; ++i) {
if (i < 8) {
input[i] = _mm512_shuffle_f32x4(temp[i], temp[8 + i], 0x88);
} else {
input[i] = _mm512_shuffle_f32x4(temp[i - 8], temp[i], 0xdd);
}
_mm512_mask_storeu_ps(&dst[i * ld_dst], dst_mask, input[i]);
}
}
} // namespace
namespace internal {
template <>
void transpose_avx512(
int64_t M,
int64_t N,
const float* src,
unsigned ld_src,
float* dst,
unsigned ld_dst) {
unsigned ib = 0, jb = 0;
if (N % 16 > 0 && N % 16 < 4) {
// If the remainder has n < 4 columns, we use the SSE kernel for the
// remainder because it requires 4 * (2 * 4 + 2 * N) = 32 + 8N instructions
// instead of 4 * 16 + 2 * N = 64 + 2N instructions needed in the masked
// AVX512 kernel.
for (ib = 0; ib + 16 <= M; ib += 16) {
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_16x16_avx512(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
for (unsigned i = ib; i < ib + 16; i += 4) {
transpose_kernel_mxn_sse<4>(
N - jb,
&src[i * ld_src + jb],
ld_src,
&dst[i + jb * ld_dst],
ld_dst);
}
}
} else if (N % 16 == 4) {
// If the remainder has 4 columns, we use the SSE kernel for the remainder
// because it requires 4 * 16 = 64 instructions instead of 4 * 16 + 2 * 4 =
// 72 instructions needed in the masked AVX512 kernel.
for (ib = 0; ib + 16 <= M; ib += 16) {
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_16x16_avx512(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
for (unsigned i = ib; i < ib + 16; i += 4) {
transpose_kernel_4x4_sse(
&src[i * ld_src + jb], ld_src, &dst[i + jb * ld_dst], ld_dst);
}
}
} else if (N % 16 == 8) {
// If the remainder has 8 columns, we use the AVX kenrel for the remainder
// because it requires 2 * 40 = 80 instructions instead of 4 * 16 + 2 * 8 =
// 80 instructions + looping overhead in the masked AVX512 kernel.
for (ib = 0; ib + 16 <= M; ib += 16) {
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_16x16_avx512(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
for (unsigned i = ib; i < ib + 16; i += 8) {
transpose_kernel_8x8_avx2(
&src[i * ld_src + jb], ld_src, &dst[i + jb * ld_dst], ld_dst);
}
}
} else {
for (ib = 0; ib + 16 <= M; ib += 16) {
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_16x16_avx512(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<16>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
}
}
// Specialization for small M - ib cases so that the compiler can inline
// transpose_kernel_mxn_avx512 and unroll the loops whose iteration count
// depends on by M - ib .
// Specialization for m helps more than for n in transpose_kernel_mxn_avx512
// because we have more loops in that function whose iteration count depends
// on m.
switch (M - ib) {
case 1:
for (unsigned j = 0; j < N; ++j) {
dst[ib + j * ld_dst] = src[ib * ld_src + j];
}
break;
case 2:
for (jb = 0; jb + 4 <= N; jb += 4) {
transpose_kernel_mxn_sse<2>(
4, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_sse<2>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 3:
for (jb = 0; jb + 4 <= N; jb += 4) {
transpose_kernel_mxn_sse<3>(
4, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_sse<3>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 4:
for (jb = 0; jb + 4 <= N; jb += 4) {
transpose_kernel_4x4_sse(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_sse<4>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 5:
for (jb = 0; jb + 8 <= N; jb += 8) {
transpose_kernel_mxn_avx2<5>(
8, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx2<5>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 6:
for (jb = 0; jb + 8 <= N; jb += 8) {
transpose_kernel_mxn_avx2<6>(
8, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx2<6>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 7:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<7>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<7>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 8:
for (jb = 0; jb + 8 <= N; jb += 8) {
transpose_kernel_8x8_avx2(
&src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx2<8>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 9:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<9>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<9>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 10:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<10>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<10>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 11:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<11>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<11>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 12:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<12>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<12>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 13:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<13>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<13>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 14:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<14>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<14>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
case 15:
for (jb = 0; jb + 16 <= N; jb += 16) {
transpose_kernel_mxn_avx512<15>(
16, &src[ib * ld_src + jb], ld_src, &dst[ib + jb * ld_dst], ld_dst);
}
if (jb < N) {
transpose_kernel_mxn_avx512<15>(
N - jb,
&src[ib * ld_src + jb],
ld_src,
&dst[ib + jb * ld_dst],
ld_dst);
}
break;
}
}
// Permute elements in 128 bit lane
// e.g., if a 128-bit lane has the following elements:
// 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15
//
// After this function call, it becomes
// 0, 4, 8, 12, 1, 5, 9, 13, 2, 6, 10, 14, 3, 7, 11, 15
// The same happens with other 3 lanes.
static inline __m512i permute_row(__m512i row) {
// clang-format off
__m256i shuffle_256v0 = _mm256_set_epi8(
15, 11, 7, 3, 14, 10, 6, 2, 13, 9, 5, 1, 12, 8, 4, 0,
15, 11, 7, 3, 14, 10, 6, 2, 13, 9, 5, 1, 12, 8, 4, 0);
// clang-format on
__m512i shuffle_512v = _mm512_castsi256_si512(shuffle_256v0);
row = _mm512_shuffle_epi8(
row, _mm512_inserti64x4(shuffle_512v, shuffle_256v0, 1));
return row;
}
static inline void core_transpose_16x32_block_i8(__m512i r[], __m512i u[]) {
// Result after this operation; Read in conjunction with comments in
// transpose_16x32_block
// 00_00 00_01 01_00 01_01 00_04 00_05 01_04 01_05 04_00 04_01 05_00 05_01
// 04_04 04_05 05_04 05_05
u[0] = _mm512_unpacklo_epi64(r[0], r[1]);
// 00_02 00_03 01_02 01_03 00_06 00_07 01_06 01_07 04_02 04_03 05_02 05_03
// 04_06 04_07 05_06 05_07
u[1] = _mm512_unpackhi_epi64(r[0], r[1]);
// 02_00 02_01 03_00 03_01 02_04 02_05 03_04 03_05 06_00 06_01 07_00 07_01
// 06_04 06_05 07_04 07_05
u[2] = _mm512_unpacklo_epi64(r[2], r[3]);
// 02_02 02_03 03_02 03_03 02_06 02_07 03_06 03_07 06_02 06_03 07_02 07_03
// 06_06 06_07 07_06 07_07
u[3] = _mm512_unpackhi_epi64(r[2], r[3]);
// 08_00 08_01 09_00 09_01 08_04 08_05 09_04 09_05 12_00 12_01 13_00 13_01
// 12_04 12_05 13_04 13_05
u[4] = _mm512_unpacklo_epi64(r[4], r[5]);
u[5] = _mm512_unpackhi_epi64(r[4], r[5]);
u[6] = _mm512_unpacklo_epi64(r[6], r[7]);
u[7] = _mm512_unpackhi_epi64(r[6], r[7]);
// This instruction doesn't exist for epi32 so casting to ps
// 00_00 01_00 02_00 03_00 00_04 01_04 02_04 03_04 04_00 05_00 06_00 07_00
// 04_04 05_04 06_04 07_04
r[0] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[0]), _mm512_castsi512_ps(u[2]), 0x88));
// 00_01 01_01 02_01 03_01 00_05 01_05 02_05 03_05 04_01 05_01 06_01 07_01
// 04_05 05_05 06_05 07_05
r[1] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[0]), _mm512_castsi512_ps(u[2]), 0xDD));
r[2] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[1]), _mm512_castsi512_ps(u[3]), 0x88));
r[3] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[1]), _mm512_castsi512_ps(u[3]), 0xDD));
// 08_00 09_00 10_00 11_00 08_04 09_04 10_04 11_04 12_00 13_00 14_00 15_00
// 12_04 13_04 14_04 15_04
r[4] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[4]), _mm512_castsi512_ps(u[6]), 0x88));
r[5] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[4]), _mm512_castsi512_ps(u[6]), 0xDD));
r[6] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[5]), _mm512_castsi512_ps(u[7]), 0x88));
r[7] = _mm512_castps_si512(_mm512_shuffle_ps(
_mm512_castsi512_ps(u[5]), _mm512_castsi512_ps(u[7]), 0xDD));
// permute among 128-bit lanes
r[0] = permute_row(r[0]);
r[1] = permute_row(r[1]);
r[2] = permute_row(r[2]);
r[3] = permute_row(r[3]);
r[4] = permute_row(r[4]);
r[5] = permute_row(r[5]);
r[6] = permute_row(r[6]);
r[7] = permute_row(r[7]);
__m512i const1 = _mm512_set_epi32(
27, 19, 11, 3, 26, 18, 10, 2, 25, 17, 9, 1, 24, 16, 8, 0);
__m512i const2 = _mm512_set_epi32(
31, 23, 15, 7, 30, 22, 14, 6, 29, 21, 13, 5, 28, 20, 12, 4);
// merge 128-bit values from two regs
u[0] = _mm512_permutex2var_epi32(r[0], const1, r[4]);
u[1] = _mm512_permutex2var_epi32(r[0], const2, r[4]);
u[2] = _mm512_permutex2var_epi32(r[1], const1, r[5]);
u[3] = _mm512_permutex2var_epi32(r[1], const2, r[5]);
u[4] = _mm512_permutex2var_epi32(r[2], const1, r[6]);
u[5] = _mm512_permutex2var_epi32(r[2], const2, r[6]);
u[6] = _mm512_permutex2var_epi32(r[3], const1, r[7]);
u[7] = _mm512_permutex2var_epi32(r[3], const2, r[7]);
}
static inline void load_with_remainders_i8(
const uint8_t* src,
int ld_src,
__m512i r[],
int mrem,
int nrem) {
__m512i t[16];
if (nrem < 32) {
__mmask64 mask_nrem_v = (((long long)1) << nrem) - 1;
for (int i = 0; i < mrem; ++i) {
// mask load
t[i] = _mm512_maskz_loadu_epi8(mask_nrem_v, src + i * ld_src);
}
} else {
for (int i = 0; i < mrem; ++i) {
// normal load
t[i] = _mm512_castsi256_si512(_mm256_loadu_si256(
reinterpret_cast<const __m256i*>(src + i * ld_src)));
}
}
r[0] = _mm512_inserti64x4(t[0], _mm512_castsi512_si256(t[4]), 0x01);
r[1] = _mm512_inserti64x4(t[1], _mm512_castsi512_si256(t[5]), 0x01);
r[2] = _mm512_inserti64x4(t[2], _mm512_castsi512_si256(t[6]), 0x01);
r[3] = _mm512_inserti64x4(t[3], _mm512_castsi512_si256(t[7]), 0x01);
r[4] = _mm512_inserti64x4(t[8], _mm512_castsi512_si256(t[12]), 0x01);
r[5] = _mm512_inserti64x4(t[9], _mm512_castsi512_si256(t[13]), 0x01);
r[6] = _mm512_inserti64x4(t[10], _mm512_castsi512_si256(t[14]), 0x01);
r[7] = _mm512_inserti64x4(t[11], _mm512_castsi512_si256(t[15]), 0x01);
}
static inline void store_with_remainders_i8(
uint8_t* dst,
int ld_dst,
__m512i u[],
int mrem,
int nrem) {
if (mrem < 16) {
__mmask64 mask_mrem_v = (((long long)1) << mrem) - 1;
int i = 0;
for (; i < nrem / 4 * 4; i += 4) {
// mask store
// we need 0, 4, 8, 16 => 0, 2, 4, 6
// and 16, 20, 24, 28 => 1, 3, 5, 7
// See stores for non-rem case
int reg_idx = i / 16 + 2 * ((i % 16) / 4);
_mm512_mask_storeu_epi8(
dst + (i + 0) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(_mm512_extracti32x4_epi32(u[reg_idx], 0x0)));
_mm512_mask_storeu_epi8(
dst + (i + 1) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(_mm512_extracti32x4_epi32(u[reg_idx], 0x1)));
_mm512_mask_storeu_epi8(
dst + (i + 2) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(_mm512_extracti32x4_epi32(u[reg_idx], 0x2)));
_mm512_mask_storeu_epi8(
dst + (i + 3) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(_mm512_extracti32x4_epi32(u[reg_idx], 0x3)));
}
int rem = nrem - i;
int reg_rem_idx = i / 16 + 2 * ((i % 16) / 4);
switch (rem) {
case 1:
_mm512_mask_storeu_epi8(
dst + (i + 0) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0)));
break;
case 2:
_mm512_mask_storeu_epi8(
dst + (i + 0) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0)));
_mm512_mask_storeu_epi8(
dst + (i + 1) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x1)));
break;
case 3:
_mm512_mask_storeu_epi8(
dst + (i + 0) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0)));
_mm512_mask_storeu_epi8(
dst + (i + 1) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x1)));
_mm512_mask_storeu_epi8(
dst + (i + 2) * ld_dst,
mask_mrem_v,
_mm512_castsi128_si512(
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x2)));
break;
default:
break;
}
} else {
int i = 0;
for (; i < nrem / 4 * 4; i += 4) {
// normal store
int reg_idx = i / 16 + 2 * ((i % 16) / 4);
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 0) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_idx], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 1) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_idx], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 2) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_idx], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 3) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_idx], 0x3));
}
int rem = nrem - i;
int reg_rem_idx = i / 16 + 2 * ((i % 16) / 4);
switch (rem) {
case 1:
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 0) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0));
break;
case 2:
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 0) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 1) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x1));
break;
case 3:
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 0) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 1) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + (i + 2) * ld_dst),
_mm512_extracti32x4_epi32(u[reg_rem_idx], 0x2));
break;
default:
break;
}
}
}
template <bool MREM = false, bool NREM = false>
void transpose_16x32_block(
const uint8_t* src,
int ld_src,
uint8_t* dst,
int ld_dst,
int mrem = 16,
int nrem = 32) {
// Treat the numbers in a row as 4-Byte integers.
// Thus 03_04 is is 4-byte element in 03 row and 04 column
//
// 00_00 00_01 00_02 00_03 00_04 00_05 00_06 00_07
// 01_00 01_01 01_02 01_03 01_04 01_05 01_06 01_07
// 02_00 02_01 02_02 02_03 02_04 02_05 02_06 02_07
// 03_00 03_01 03_02 03_03 03_04 03_05 03_06 03_07
// 04_00 04_01 04_02 04_03 04_04 04_05 04_06 04_07
// 05_00 05_01 05_02 05_03 05_04 05_05 05_06 05_07
// 06_00 06_01 06_02 06_03 06_04 06_05 06_06 06_07
// 07_00 07_01 07_02 07_03 07_04 07_05 07_06 07_07
// 08_00 08_01 08_02 08_03 08_04 08_05 08_06 08_07
// 09_00 09_01 09_02 09_03 09_04 09_05 09_06 09_07
// 10_00 10_01 10_02 10_03 10_04 10_05 10_06 10_07
// 11_00 11_01 11_02 11_03 11_04 11_05 11_06 11_07
// 12_00 12_01 12_02 12_03 12_04 12_05 12_06 12_07
// 13_00 13_01 13_02 13_03 13_04 13_05 13_06 13_07
// 14_00 14_01 14_02 14_03 14_04 14_05 14_06 14_07
// 15_00 15_01 15_02 15_03 15_04 15_05 15_06 15_07
__m512i r[8];
if (MREM || NREM) {
load_with_remainders_i8(src, ld_src, r, mrem, nrem);
} else {
__m256i t00 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 0 * ld_src));
__m256i t04 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 4 * ld_src));
// 00_00 00_01 00_02 00_03 00_04 00_05 00_06 00_07 04_00 04_01 04_02 04_03
// 04_04 04_05 04_06 04_07
r[0] = _mm512_inserti64x4(_mm512_castsi256_si512(t00), t04, 0x01);
__m256i t01 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 1 * ld_src));
__m256i t05 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 5 * ld_src));
// 01_00 01_01 01_02 01_03 01_04 01_05 01_06 01_07 05_00 05_01 05_02 05_03
// 05_04 05_05 05_06 05_07
r[1] = _mm512_inserti64x4(_mm512_castsi256_si512(t01), t05, 0x01);
__m256i t02 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 2 * ld_src));
__m256i t06 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 6 * ld_src));
// 02_00 02_01 02_02 02_03 02_04 02_05 02_06 02_07 06_00 06_01 06_02 06_03
// 06_04 06_05 06_06 06_07
r[2] = _mm512_inserti64x4(_mm512_castsi256_si512(t02), t06, 0x01);
__m256i t03 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 3 * ld_src));
__m256i t07 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 7 * ld_src));
// 03_00 03_01 03_02 03_03 03_04 03_05 03_06 03_07 07_00 07_01 07_02 07_03
// 07_04 07_05 07_06 07_07
r[3] = _mm512_inserti64x4(_mm512_castsi256_si512(t03), t07, 0x01);
__m256i t08 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 8 * ld_src));
__m256i t12 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 12 * ld_src));
// 08_00 08_01 08_02 08_03 08_04 08_05 08_06 08_07 12_00 12_01 12_02 12_03
// 12_04 12_05 12_06 12_07
r[4] = _mm512_inserti64x4(_mm512_castsi256_si512(t08), t12, 0x01);
__m256i t09 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 9 * ld_src));
__m256i t13 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 13 * ld_src));
// 09_00 09_01 09_02 09_03 09_04 09_05 09_06 09_07 13_00 13_01 13_02 13_03
// 13_04 13_05 13_06 13_07
r[5] = _mm512_inserti64x4(_mm512_castsi256_si512(t09), t13, 0x01);
__m256i t10 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 10 * ld_src));
__m256i t14 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 14 * ld_src));
// 10_00 10_01 10_02 10_03 10_04 10_05 10_06 10_07 14_00 14_01 14_02 14_03
// 14_04 14_05 14_06 14_07
r[6] = _mm512_inserti64x4(_mm512_castsi256_si512(t10), t14, 0x01);
__m256i t11 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 11 * ld_src));
__m256i t15 =
_mm256_loadu_si256(reinterpret_cast<const __m256i*>(src + 15 * ld_src));
// 11_00 11_01 11_02 11_03 11_04 11_05 11_06 11_07 15_00 15_01 15_02 15_03
// 15_04 15_05 15_06 15_07
r[7] = _mm512_inserti64x4(_mm512_castsi256_si512(t11), t15, 0x01);
}
__m512i u[8];
core_transpose_16x32_block_i8(r, u);
if (MREM || NREM) {
store_with_remainders_i8(dst, ld_dst, u, mrem, nrem);
} else {
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 0 * ld_dst),
_mm512_extracti32x4_epi32(u[0], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 1 * ld_dst),
_mm512_extracti32x4_epi32(u[0], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 2 * ld_dst),
_mm512_extracti32x4_epi32(u[0], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 3 * ld_dst),
_mm512_extracti32x4_epi32(u[0], 0x3));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 16 * ld_dst),
_mm512_extracti32x4_epi32(u[1], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 17 * ld_dst),
_mm512_extracti32x4_epi32(u[1], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 18 * ld_dst),
_mm512_extracti32x4_epi32(u[1], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 19 * ld_dst),
_mm512_extracti32x4_epi32(u[1], 0x3));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 4 * ld_dst),
_mm512_extracti32x4_epi32(u[2], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 5 * ld_dst),
_mm512_extracti32x4_epi32(u[2], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 6 * ld_dst),
_mm512_extracti32x4_epi32(u[2], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 7 * ld_dst),
_mm512_extracti32x4_epi32(u[2], 0x3));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 20 * ld_dst),
_mm512_extracti32x4_epi32(u[3], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 21 * ld_dst),
_mm512_extracti32x4_epi32(u[3], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 22 * ld_dst),
_mm512_extracti32x4_epi32(u[3], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 23 * ld_dst),
_mm512_extracti32x4_epi32(u[3], 0x3));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 8 * ld_dst),
_mm512_extracti32x4_epi32(u[4], 0x0));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 9 * ld_dst),
_mm512_extracti32x4_epi32(u[4], 0x1));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 10 * ld_dst),
_mm512_extracti32x4_epi32(u[4], 0x2));
_mm_storeu_si128(
reinterpret_cast<__m128i*>(dst + 11 * ld_dst),