zao111222333
Follow
Stars
2
stars
written in Verilog
Clear filter
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
A High-performance Timing Analysis Tool for VLSI Systems