Skip to content
This repository was archived by the owner on Jan 14, 2025. It is now read-only.

Actions: AUDIY/FPGA-CI-CD

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
8 workflow runs
8 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

MMUART CI MMUART CI #8: Manually run by AUDIY
March 23, 2024 11:26 35s fail_test
fail_test
March 23, 2024 11:26 35s
Update README.md MMUART CI #7: Commit c72b7fe pushed by AUDIY
March 23, 2024 08:02 38s main
main
March 23, 2024 08:02 38s
Fail test MMUART CI #6: Pull request #1 opened by AUDIY
March 22, 2024 17:01 39s fail_test
fail_test
March 22, 2024 17:01 39s
MMUART CI MMUART CI #5: Manually run by AUDIY
March 22, 2024 16:48 34s fail_test
fail_test
March 22, 2024 16:48 34s
Update github-ci.yml MMUART CI #4: Commit efaa5d6 pushed by AUDIY
March 22, 2024 16:48 40s main
main
March 22, 2024 16:48 40s
Update github-ci.yml MMUART CI #3: Commit 1dd7c79 pushed by AUDIY
March 22, 2024 16:44 36s main
main
March 22, 2024 16:44 36s
MMUART CI MMUART CI #2: Manually run by AUDIY
March 22, 2024 16:37 38s fail_test
fail_test
March 22, 2024 16:37 38s
Create github-ci.yml MMUART CI #1: Commit 8c07b14 pushed by AUDIY
March 22, 2024 16:09 38s main
main
March 22, 2024 16:09 38s