Computer Engineering Student at ITCR
-
Instituto Tecnológico de Costa Rica.
- Costa Rica
-
05:57
(UTC -06:00) - in/abrahamvenegas
Highlights
- Pro
Pinned Loading
-
computer_architecture_1_2024-s2
computer_architecture_1_2024-s2 PublicDesign and Implementation of an ASIP for image interpolation.
SystemVerilog
-
Eagle-Defender
Eagle-Defender PublicProyecto del curso "Principios de Modelado en Ingeniería (CE 1105)"
-
-
TransLog
TransLog PublicForked from elesteban-os/TransLog
Primera Tarea (Paradigma de Programación Imperativo y Orientado a Objetos) del curso: "Lenguajes (CE3104)".
Prolog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.