Skip to content
View Ahmed-Waseem77's full-sized avatar

Highlights

  • Pro

Block or report Ahmed-Waseem77

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. pimyn-girgis/RISC-V_Simulator pimyn-girgis/RISC-V_Simulator Public

    RISC-V Simulator for 'CSCE2303 - Computer Organization and Assembly Language Programming.' at AUC Spring 2023.

    C++

  2. riscv_cpus riscv_cpus Public

    A collection of different implementations / sets of riscv architecture cpus in verilog

    Verilog 1

  3. signed_sequential_multiplier signed_sequential_multiplier Public

    signed sequential multiplier implemented in verilog and fitted onto the Basys 3 FPGA 7-segment display

    Verilog

  4. Simple_Search_Engine Simple_Search_Engine Public

    simple search engine working on a static web graph implementing page rank algorithim

    C++

  5. valuni valuni Public

    Software Engineering project for Fall 2023-2024 AUC, Online University Evaluation System

    JavaScript 2

  6. EMG_Decomposition EMG_Decomposition Public

    EMG decomposition of a signal contianing motor unit action potentials (MUAPs)

    Python 1