I enjoy researching within informatics and I would love to make my contribution to Open Source. Here I have projects I have done and I am currently working on.
Learning
Highlights
- Pro
Pinned Loading
-
RISCV-Core
RISCV-Core PublicThis repository holds the code and documentation for an implementation in SystemVerilog of a simple 32-bit processor, using the RISC-V ISA
SystemVerilog
-
Rust-Wallet
Rust-Wallet PublicRepositorio donde se actualizará el código para la entrega individual de Administración de Sistemas 2023
Rust
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.