Skip to content
View Aquahoodjd's full-sized avatar

Block or report Aquahoodjd

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

My KiCad boards. Can't be bothered uploading individually anymore, so here you go.

AMPL 1 Updated Jun 28, 2024

📝 An awesome Data Science repository to learn and apply for real world problems.

1 Updated Jul 1, 2024

Red Pitaya Ecosystem and Applications

C 1 Updated Jul 3, 2024

Open source project for data preparation of LLM application builders

Python 1 Updated Jul 16, 2024

Extremely Fast Compression algorithm

C 1 Updated Jul 30, 2024

Conceptual and overview content for developing Windows apps

C# 1 Updated Jul 30, 2024

C++ Library Manager for Windows, Linux, and MacOS

CMake 1 Updated Jul 31, 2024

STM32F446ZEJ6 Target Board for ChipWhisperer

7 3 Updated Jan 8, 2023

A logical, reasonably standardized, but flexible project structure for doing and sharing data science work.

Python 8,436 2,475 Updated Nov 25, 2024

Data science interview questions and answers

HTML 9,029 1,995 Updated Sep 5, 2024

Machine learning on FPGAs using HLS

C++ 1,317 421 Updated Dec 19, 2024

Universal wireless communication library for embedded devices

C++ 1,624 404 Updated Dec 20, 2024

A pythonic interface for radio astronomy interferometry data (uvfits, miriad, others)

Python 84 28 Updated Dec 18, 2024

Implementation of a binary search tree algorithm in a FPGA/ASIC IP

SystemVerilog 14 4 Updated Sep 5, 2021

Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board

Verilog 98 64 Updated Aug 2, 2021

The module uses well known MAX232 chip and is intended as a level converter. It uses RX/TX signals and a pair of flow control signals (selectable by jumpers). Original RS232 signals are available o…

2 1 Updated Jun 2, 2024

Submission template for Tiny Tapeout 8 - Verilog HDL Projects

Verilog 15 78 Updated Jul 12, 2024

Store and access data published by OwnTracks apps

C 1 Updated May 25, 2024

High Speed Data Acquisition over HDMI - FPGA implementation

V 1 Updated May 26, 2024

🧹 Gracefully shutdown Node.js application: help you handle exit signals and cleanup

JavaScript 1 Updated May 27, 2024

The PHP Installer for Extensions

PHP 1 Updated May 27, 2024

OpenSSL 3 provider containing post-quantum algorithms

C 1 Updated May 28, 2024

Portable OpenSSH

C 1 Updated May 28, 2024

Turning cheap(ish) Pluto-SDR receivers into passive radar sensors

TeX 1 Updated May 28, 2024

Android and iOS Geolocation plugin for Flutter

Dart 1 Updated May 29, 2024

Tooling to build PHP and extensions on Windows

PowerShell 1 Updated May 30, 2024

A real-time passive radar

C++ 1 Updated May 30, 2024

High Speed Data Acquisition over HDMI - Userspace library

C 1 Updated May 30, 2024

NextTrace, an open source visual route tracking CLI tool

Go 1 Updated May 31, 2024

Fork of OpenOCD that has RISC-V support

C 1 Updated May 31, 2024
Next