forked from rave1sking/single_cycle_RISCV_CPU_Design-32bit
-
Notifications
You must be signed in to change notification settings - Fork 0
Asukaki7/single_cycle_RISCV_CPU_Design-32bit
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
About
Verilog实现单周期非流水线32位RISCV指令集（45条）CPU
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 52.6%
- Tcl 44.7%
- Jupyter Notebook 2.7%